MDIO Search Results

MDIO Price and Stock

Filter by Manufacturer


IntegraOptics GLC-EX-SMD-IO SFP 1G EX CISCO SFP-E
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	GLC-EX-SMD-IO	Tray	9		1	1 $61.55 10 $50.773 100 $61.55 1000 $61.55 10000 $61.55	Buy Now
Master Electronics	GLC-EX-SMD-IO		10			1 $92.41 10 $52.06 100 $46.79 1000 $46.79 10000 $46.79	Buy Now
IntegraOptics GLC-ZX-SMD-IO SFP 1G ZX CISCO SFP-E
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	GLC-ZX-SMD-IO	Tray	4		1	1 $80.19 10 $68.876 100 $80.19 1000 $80.19 10000 $80.19	Buy Now
Master Electronics	GLC-ZX-SMD-IO		10			1 $121.77 10 $68.6 100 $61.66 1000 $61.66 10000 $61.66	Buy Now
IntegraOptics GLC-LH-SMD-IO SFP 1G LX CISCO SFP-E
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	GLC-LH-SMD-IO	Tray	4		1	1 $27.56 10 $21.632 100 $27.56 1000 $18.0125 10000 $18.0125	Buy Now
Master Electronics	GLC-LH-SMD-IO		30			1 $45.93 10 $25.45 100 $19.57 1000 $19.17 10000 $19.17	Buy Now
Lattice Semiconductor Corporation LIFMD-IOL-EVN CROSSLINK LIF-MD6000 IO LINK BRD
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	LIFMD-IOL-EVN	Bulk	1		1	1 $49 10 $49 100 $49 1000 $49 10000 $49	Buy Now
Mouser Electronics	LIFMD-IOL-EVN		12			1 $50 10 $50 100 $50 1000 $50 10000 $50	Buy Now
Newark	LIFMD-IOL-EVN	Bulk			1	1 $54.61 10 $54.61 100 $54.61 1000 $54.61 10000 $54.61	Buy Now
Red Lion Controls GMDIOR00 OPTION CARD I/O DGT INPT REL OUT
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	GMDIOR00	Bulk			1	1 $511.59 10 $511.59 100 $511.59 1000 $511.59 10000 $511.59	Buy Now
Newark	GMDIOR00	Bulk			1	1 $469 10 $469 100 $469 1000 $469 10000 $469	Buy Now
RS	GMDIOR00	Bulk	25	3 Weeks	1	1 $532.05 10 $505.45 100 $478.85 1000 $478.85 10000 $478.85	Buy Now
Neutron USA	GMDIOR00		2			1 $778.74 10 $778.74 100 $778.74 1000 $778.74 10000 $778.74	Buy Now

Find more MDIO price and stock on Findchips.com

MDIO Datasheets Context Search

Catalog Datasheet	MFG & Type	PDF	Document Tags
Untitled Abstract: No abstract text available Text: XENPAK MSA 10Gb/s Transceiver Description • Compliant with XENPAK MSA • Data rate 10.3125Gbps 10GbE rate • Size (121 x 36 x 17.4 mm) • 70-pin compact connector • XAUI INF( 3.125Gbps x 4 ) • MDIO • APS Power Supply • RoHS Compliant Specifications	Original	PDF	10Gb/s 3125Gbps 10GbE 70-pin 125Gbps FIM82020 FIM82010Wxx 10GbEther 1E-12)
Untitled Abstract: No abstract text available Text: XENPAK MSA 10Gbps Transceiver Description • XENPAK MSA compliant • Data rate 10.313Gbps 10GbE rate • Size (121 x 36 x 17.4 mm) • 70-pin compact connector • XAUI INF( 3.125Gbps x 4 ) • MDIO • APS power supply • RoHS compliant Specifications	Original	PDF	10Gbps 313Gbps 10GbE 70-pin 125Gbps FIM82010Wxx 10GBASE-DWDM FIM82020 10GBASE-ZR 100GHz
Untitled Abstract: No abstract text available Text: X2 MSA 10Gbps Transceiver Description • X2 MSA compliant • Data rate 10.313Gbps 10GbE rate • Size: 77.8 x 36.0 x 13.5mm • 70-pin compact connector • OIF-SFI4-02.0 compliant with XAUI • MDIO • APS power supply • RoHS compliant Specifications	Original	PDF	10Gbps 313Gbps 10GbE 70-pin OIF-SFI4-02 FIM81560Wxx FIM81550 10GBASE-DWDM 10GBASE-ZR 100GHz
Untitled Abstract: No abstract text available Text: X2 MSA 10Gb/s Transceiver Description • 10Gbps transceiver compliant with X2 MSA • Data rate 10.3125Gbps 10GbE rate • Size (77.2 x 36.0 x 11.0/13.5/22.9 mm) • 70-pin compact connector • OIF-SFI4-02.0 compliant with XAUI • MDIO • APS Power Supply	Original	PDF	10Gb/s 10Gbps 3125Gbps 10GbE 70-pin OIF-SFI4-02 FIM81550 FIM81530 FIM81520 10GBASE-ZR
1000BASE-T2 Abstract: MDIO clause 22 clause 22 phy registers wishbone RD1074 MDIO MDIO controller 3 to 8 bit decoder vhdl IEEE format LCMXO640C-4T100C 100Base-T2 Text: Accessing Control Registers Through the MDIO Bus February 2010 Reference Design RD1074 Introduction Management Data Input/Output Interfaces, or MDIO, are specified in the IEEE 802.3 standard. Their primary application is to provide a Serial Management Interface SMI to transfer management data between an Ethernet Media	Original	PDF	RD1074 LCMXO640C-4T100C 1-800-LATTICE 1000BASE-T2 MDIO clause 22 clause 22 phy registers wishbone RD1074 MDIO MDIO controller 3 to 8 bit decoder vhdl IEEE format 100Base-T2
FCBGA* 19x19 Abstract: MDIO 19X19 TLK6B008 ieee1149.1 mdio termination Text: TLK6B008 OCTAL 6.25/3.125/1.25 GBPS BACKPLANE TRANSCEIVER SLLS608 − JANUARY 2004 D Octal 6.25G/3.125G/1.25Gbps 2:1 MUX/1:2 D D D D D Supports IEEE1149.1 JTAG D Supports IEEE802.3 Defined MDIO Serial DEMUX Devices for Serial Backplane Applications 4-Tap Adaptive Receive Equalizer to	Original	PDF	TLK6B008 SLLS608 25G/3 125G/1 25Gbps IEEE1149 IEEE802 19X19 105oC FCBGA* 19x19 MDIO TLK6B008 ieee1149.1 mdio termination
BCM8706 Abstract: 10G BIST PRBS 64b/66b encoder gearbox microcontroller optics fiber MDIO clause 45 XAUI 8706p 10G serdes 2.5 xaui Text: BCM8706 XAUI TO SERIAL 10G BASE-LRM TRANSCEIVER SUMMARY OF BENEFITS FEATURES • Meets and exceeds industry standard • IEEE 802.3ae • IEEE802.3aq • MDIO interface compliant to IEEE 802.3ae Clause 45 with extended indirect address register access	Original	PDF	BCM8706 IEEE802 25-MHz BCM8706 256-pin 8706-PB00-R 10G BIST PRBS 64b/66b encoder gearbox microcontroller optics fiber MDIO clause 45 XAUI 8706p 10G serdes 2.5 xaui
MDIO Abstract: ARM926EJ-S C6000 TMS320C6000 Text: TMS320DM646x DMSoC Ethernet Media Access Controller EMAC / Management Data Input/Output (MDIO) Module User's Guide Literature Number: SPRUEQ6 December 2007 2 SPRUEQ6 – December 2007 Submit Documentation Feedback Contents Preface. 10	Original	PDF	TMS320DM646x MDIO ARM926EJ-S C6000 TMS320C6000
r0603 Abstract: S0603 RJ11x2 RV1 1M DM9601 DM9801E Text: 8 7 Q1 G910/SOT89 VIN +3.3V + C2 47UF/25V/E.C. 2 L1 1 D MDC MDIO +3.3V X X X EECS PW_RST# X X X X X X X X 4.7K x 4 + C3 1UF/25V/E.C. RESET 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 DGND X RX_CLK RX_DV COL CRS RXD3 RXD2 RXD1	Original	PDF	G910/SOT89 47UF/25V/E 1UF/25V/E C0603 BEAD/120ohm S0603 25MHZ/49US r0603 S0603 RJ11x2 RV1 1M DM9601 DM9801E
dm9000 fiber Abstract: DM9000 DM9000 application SD28 R0603 SD16 SD17 SD18 SD19 DGND Text: 8 7 6 5 4 3 2 1 DVDD R18 330 2 R19 330 2 1 1 2 LED3 1 LED SPEED100 2 LED4 1 LED LINK&ACT MDC MDIO SD16 D D +3.3V C25 0.1UF R28 0 R29 0 TXO+ DGND SD[8.15] SD15 SD14 SD13 SD12 SD11 SD10 SD9 SD8 DVDD IO16 SA2 SA4 SA5 SA6 SA7 SA8 SA9 SA2 DVDD INT INT DVDD B DVDD	Original	PDF	SPEED100 C0603 100mA 100BASE-TX) 80K/1% R0603 74F32 R20/R21 R12/R13 R9/R10/R11 dm9000 fiber DM9000 DM9000 application SD28 R0603 SD16 SD17 SD18 SD19 DGND
atmel 022 Abstract: MII switch AT79C1020 Text: Features • • • • • • • • • • • • • Supports Four 10/100/1000 Mbps Ethernet Ports with GMII/MII Interface IEEE 802.3ab CSMA/CD Compliant Full and Half Duplex Mode of Operation Speed and Duplex Mode Auto-negotiation Through MDIO Self-address Learning Mechanism Supports 512-MAC Addresses	Original	PDF	512-MAC 512-kbit 160-pin 3434BS atmel 022 MII switch AT79C1020
VT6528 Abstract: 100BASE-X MDIO phy gvrp PHY 2078 ss smii MII switch "Spanning Tree" Text: BLOCK DIAGRAM： Jumpers 2-pin EEPROM Initialization Controller MDCx, MDIO LED outputs PHY Management Interface LED Controller 8K+256 MAC Table 4K VLAN Table 1K Multicast Table 256 L2+ Rule/Action 4Mb Packet Buffer 4096x128-Byte Packet Buffer Management Unit	Original	PDF	4096x128-Byte) 8/16-bit 32-bit VT6528, VT6528 100BASE-X MDIO phy gvrp PHY 2078 ss smii MII switch "Spanning Tree"
jabber Abstract: 23Z128 TNETE2004 TNETX15VEPGE TNETX3150 Text: TNETE2004 MDIO-MANAGED QuadPHY FOUR 10BASE-T PHYSICAL-LAYER INTERFACES SPWS023D – OCTOBER 1996 – REVISED OCTOBER 1997 D D D D D D D D Single-Chip Multi-PHY Solution: – Four 10BASE-T Physical-Layer PHY Interfaces in One Package Minimizing PCB Footprint for Internetworking	Original	PDF	TNETE2004 10BASE-T SPWS023D 20-Mbit/s 10BASE-T jabber 23Z128 TNETE2004 TNETX15VEPGE TNETX3150
RTL8201BL schematic Abstract: RTL8130 VDD33C RJ8-45 rxer rxd1 MDIO RTL8139C schematic rtl81 RTL8201BL Text: A B R33 1.5K VDD33 4 25 26 6 5 4 3 2 7 22 21 20 19 18 16 1 23 24 46 47 Y1 C5 25.000Mhz 20P GND LED0/PHYAD0 LED1/PHYAD1 LED2/PHYAD2 LED3/PHYAD3 LED4/PHYAD4 C6 20P GND PWFBIN VDD33 VDD33 PWFBIN D E U1 MDC MDIO TXD0 TXD1 TXD2 TXD3 TXEN TXCLK RXDV RXD0 RXD1 RXD2	Original	PDF	VDD33 000Mhz AVDD33 PE68515 RTL8201BL RTL8201BL schematic RTL8130 VDD33C RJ8-45 rxer rxd1 MDIO RTL8139C schematic rtl81

IP101A Abstract: IP101A LQFP48 TS8121C RJ8-45 TS8121C schematic ts8121 47p3 AVDD33 C50M LQFP48 Text: 5 4 DVDD33 3 U1 MDC MDIO TXD0 TXD1 50MHz CLOCK OUT Generate by IP101A DVDD33 25 26 6 5 4 3 TX_EN 2 REFCLK_IP101A 7 CRS_DV 22 RXD0 21 RXD1 20 19 18 16 COL/RMII 1 23 RX_ER 24 X1_INPUT 46 X2_OUTPUT 47 P3 REFCLK_IP101A 50MHz_CLKOUT P3 50MHz_CLKOUT R3 5.1k Set IP101A	Original	PDF	DVDD33 50MHz IP101A IP101A AVDD33 IP101A LQFP48 TS8121C RJ8-45 TS8121C schematic ts8121 47p3 AVDD33 C50M LQFP48
Untitled Abstract: No abstract text available Text: XENPAK MSA 10Gbps Transceiver Description • XENPAK MSA compliant • Data rate 10.313Gbps 10GbE rate • Size (121 x 36 x 17.4 mm) • 70-pin compact connector • XAUI INF( 3.125Gbps x 4 ) • MDIO • APS power supply • RoHS compliant Specifications	Original	PDF	10Gbps 313Gbps 10GbE 70-pin 125Gbps FIM82010Wxx 10GBASE-DWDM FIM82020 10GBASE-ZR 100GHz
Untitled Abstract: No abstract text available Text: XENPAK MSA 10Gbps Transceiver Description • XENPAK MSA compliant • Data rate 10.313Gbps 10GbE rate • Size (121 x 36 x 17.4 mm) • 70-pin compact connector • XAUI INF( 3.125Gbps x 4 ) • MDIO • APS power supply • RoHS compliant Specifications	Original	PDF	10Gbps 313Gbps 10GbE 70-pin 125Gbps FIM82010Wxx FIM82020 10GBASE-DWDM 10GBASE-ZR 100GHz
jabber Abstract: 23Z128 TNETE2004 TNETX15VEPGE TNETX3150 Text: TNETE2004 MDIO-MANAGED QuadPHY FOUR 10BASE-T PHYSICAL-LAYER INTERFACES SPWS023D – OCTOBER 1996 – REVISED OCTOBER 1997 D D D D D D D D Single-Chip Multi-PHY Solution: – Four 10BASE-T Physical-Layer PHY Interfaces in One Package Minimizing PCB Footprint for Internetworking	Original	PDF	TNETE2004 10BASE-T SPWS023D 20-Mbit/s 10BASE-T jabber 23Z128 TNETE2004 TNETX15VEPGE TNETX3150
MDIO clause 45 Abstract: No abstract text available Text: PC-I2C-KIT with MDIO and SPI support Quick Start Manual FDI Future Designs, Inc. Your Development Partner Information in this document is provided solely to enable the use of Future Designs, Inc. products. FDI assumes no liability whatsoever, including infringement of any patent or copyright. FDI	Original	PDF
AL15 Abstract: SGRAM Text: AL15 Advance Information Five-Port Low Cost 10/100 Switch With RMII • • • • • • • • Supports five 10/100 Mbit/s Ethernet ports with RMII interface Capable of trunking up to 500 Mbit/s link Full- and half-duplex mode operation Speed auto-negotiation through MDIO	Original	PDF
mdio level translator Abstract: max14595 W80A1 level translator mdio TFL 50 T822CN Text: EVALUATION KIT AVAILABLE MAX14595 Low-Power Dual-Channel Logic-Level Translator S Meets Industry Standards General Description  I2C Requirements for Standard, Fast, and High* Speeds  MDIO Open Drain Above 4MHz* The MAX14595 is a dual-channel, bidirectional logiclevel translator designed specifically for low power	Original	PDF	MAX14595 mdio level translator W80A1 level translator mdio TFL 50 T822CN
Untitled Abstract: No abstract text available Text: EVALUATION KIT AVAILABLE MAX14595 Low-Power Dual-Channel Logic-Level Translator S Meets Industry Standards General Description  I2C Requirements for Standard, Fast, and High* Speeds  MDIO Open Drain Above 4MHz* The MAX14595 is a dual-channel, bidirectional logiclevel translator designed specifically for low power	Original	PDF	MAX14595 MAX14595
LF9203 Abstract: TG1G-S002NZ VFAC570BL Pulse bob smith termination H5008 VCC1-B2B-25M000 Delta LF9203 pulse H5007 ethernet driver H5007 driver AN-1263 Text: National Semiconductor Application Note 1263 Leo Chang Patrick O'Farrell October 14, 2009 1.0 Introduction The active low RESET should be held low for a minimum of 150 µs to allow power supply voltage and clock input to stablize before starting internal initialization. The first MDIO access should wait another 500 µs till internal initialization is	Original	PDF	DP83865 AN-1263 LF9203 TG1G-S002NZ VFAC570BL Pulse bob smith termination H5008 VCC1-B2B-25M000 Delta LF9203 pulse H5007 ethernet driver H5007 driver AN-1263
VSC8211 Abstract: RGMII to SGMII PHY SGMII L10M rgmii specification gmii layout 1000BASE-X sfp sgmii RGMII 1000BASE-X SFP/RGMII to SGMII Text: ETHERNET PRODUCTS VSC8211 Single Port 10/100/1000BASE-T PHY and 1000BASE-X PHY with SGMII, SerDes, GMII, MII, TBI, RGMII / RTBI MAC Interfaces 3.3v 10/100/1000 Mbps Ethernet MAC 1.2v Cat-5 UTP 10/100/1000BASE-T GMIII / MII, RGMII, TBI, RTBI MDC, MDIO Vitesse VSC8211	Original	PDF	VSC8211 10/100/1000BASE-T 1000BASE-X 10/100/1000BASE-T RJ-45 1000BASE-LX 1000BASE-SX 700mW VSC8211 RGMII to SGMII PHY SGMII L10M rgmii specification gmii layout 1000BASE-X sfp sgmii RGMII SFP/RGMII to SGMII

Privacy Settings

MDIO Search Results

MDIO Price and Stock

IntegraOptics GLC-EX-SMD-IO

IntegraOptics GLC-ZX-SMD-IO

IntegraOptics GLC-LH-SMD-IO

Lattice Semiconductor Corporation LIFMD-IOL-EVN

Red Lion Controls GMDIOR00

MDIO Datasheets Context Search

Untitled

Untitled

Untitled

Untitled

1000BASE-T2

FCBGA* 19x19

BCM8706

MDIO

r0603

dm9000 fiber

atmel 022

VT6528

jabber

RTL8201BL schematic

IP101A

Untitled

Untitled

jabber

MDIO clause 45

AL15

mdio level translator

Untitled

LF9203

VSC8211