ibm04181aulaa
Abstract: ibm sram
Text: Workstation cache applications up to 250MHz 1Mb High Performance SRAM Highlights Access Time 2.25 ns Pipeline , 5.7ns (Flow Thru), 6.0 ns (Register Latch) Cycle Time 4 ns (Pipeline ),4 ns (Flow Thru), 6 ns (Register Latch) Organizations 64K x 18, 32K x 36
|
Original
|
250MHz
250Mhz)
MO-163.
SA14-xxxx-00
07SA14xxxxrr*
ibm04181aulaa
ibm sram
|
PDF
|
Untitled
Abstract: No abstract text available
Text: I = = — = -= P relim inary IBM04181AULAA IBM04361 AULAA 32K X 36 & 64K X 18 SR A M Features • 32K x 36 or 64K x 18 O rganizations • 0.45 M icron C M O S Technology • S ynchronous R egister-Latch M ode Of O peration w ith Self-Tim ed Late W rite
|
OCR Scan
|
IBM04181AULAA
IBM04361
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IBM04181AULAA IBM04361AULAA P relim inary 32K X 36 & 64K X 18 SR A M Features • 32K x 36 or 64K x 18 Organizations • 0.45 Micron CMOS Technology • Synchronous Register-Latch Mode Of Operation with Self-Timed Late Write • Single Differential PECL Clock compatible with
|
OCR Scan
|
IBM04181AULAA
IBM04361AULAA
4/17/Q7
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IBM04181AULAA IBM04361AULAA P relim inary 32K X 36 & 64K X 18 SRAM Features • 32K x 36 or 64K x 18 Organizations • 0.45 Micron CMOS Technology • Synchronous Register-Latch Mode Of Operation with Self-Timed Late Write • Single Differential PECL Clock compatible with
|
OCR Scan
|
IBM04181AULAA
IBM04361AULAA
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IBM04361BULAA IBM04181BULAA Preliminary 32K X 36 & 64K X 18 SRAM Features • 32K x 36 or 64K x 18 Organizations • 0.45 Micron CMOS Technology • Synchronous Register-Latch Mode Of Operation with Self-Timed Late Write • Single Differential PECL Clock compatible with
|
OCR Scan
|
IBM04361BULAA
IBM04181BULAA
GA15-5001-00
|
PDF
|
Untitled
Abstract: No abstract text available
Text: I = = — ='= Preliminary IBM04361AULAA IBM04181 AULAA 32K X 36 & 64K X 18 SRAM Features • 32K x 36 or 64K x 18 Organizations • 0.45 Micron CMOS Technology • Synchronous Register-Latch Mode Of Operation with Self-Timed Late Write • Single Differential PECL Clock compatible with
|
OCR Scan
|
IBM04361AULAA
IBM04181
GA14-4668-02
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IBM04361BULAA IBM04181BULAA P relim inary 32K X 36 & 64K X 18 SR A M Features • 32K x 36 or 64K x 18 Organizations • 0.45 Micron CMOS Technology • Synchronous Register-Latch Mode Of Operation with Self-Timed Late Write • Single Differential PECL Clock compatible with
|
OCR Scan
|
IBM04361BULAA
IBM04181BULAA
88H5751
A15-5001
|
PDF
|
ibm04181aulaa
Abstract: No abstract text available
Text: I =¥= = = = ’= P relim inary IBM04361AULAA IBM04181 AULAA 32K X 36 & 64K X 18 SR A M Features • 32K x 36 or 64K x 18 Organizations • 0.45 Micron CMOS Technology • Synchronous Register-Latch Mode Of Operation with Self-Timed Late Write • Single Differential PECL Clock compatible with
|
OCR Scan
|
IBM04361AULAA
IBM04181AULAA
H9967
GA14-4668-02
IBM04361
IBM04181
77H9967
|
PDF
|