chromerics
Abstract: OV26 80960JF 80960RP AD10 AD11 MA11 272736 27248 i960RP
Text: ADVANCE INFORMATION i960 RP I/O PROCESSOR • 33 MHz, 5.0 Volt Version 80960RP 33/5.0 • Complies with PCI Local Bus Specification Revision 2.1 • High Performance 80960JF Core ■ ■ ■ ■ ■ DMA Controller — Sustained One Instruction/Clock Execution
|
Original
|
PDF
|
80960RP
80960JF
32-Bit
32-Bit
64-Byte
ForTOV27
chromerics
OV26
AD10
AD11
MA11
272736
27248
i960RP
|
27291
Abstract: 80960RP MA11 272918 intel DOC
Text: 80960RP SPECIFICATION UPDATE Release Date: September, 1996 Order Number 272918-002 The 80960RP may contain design defects or errors known as errata. Characterized errata that may cause the 80960RP’s behavior to deviate from published specifications are documented in
|
Original
|
PDF
|
80960RP
80960RP
27291
MA11
272918
intel DOC
|
272737
Abstract: 80960JF 80960RD 80960RP AD10 AD11 MA11 27248
Text: ADVANCE INFORMATION i960 RP/RD I/O PROCESSOR AT 3.3 VOLTS • • • • 33 MHz, 3.3 Volt Version 80960RP 33/3.3 66 MHz, 3.3 Volt Version (80960RD 66/3.3) - Clock Doubled 80960JF Core Complies with PCI Local Bus Specification Revision 2.1 5 Volt PCI Signalling Environment
|
Original
|
PDF
|
80960RP
80960RD
80960JF
32-Bit
32-Bit
272737
AD10
AD11
MA11
27248
|
i486 sx
Abstract: 80960CX 80960JF 80960RD 80960RP 272736 272918 INTEL386 pipeline architecture
Text: Intel i960® RX I/O Processor at 3.3 Volts Datasheet • 33 MHz, 3.3 Volt Version 80960RP 33/3.3 • 66 MHz, 3.3 Volt Version (80960RD 66/3.3) - Clock Doubled 80960JF Core • Complies with PCI Local Bus Specification, Revision 2.1 • 5 Volt PCI Signalling Environment
|
Original
|
PDF
|
80960RP
80960RD
80960JF
32-Bit
32-Bit
i486 sx
80960CX
272736
272918
INTEL386 pipeline architecture
|
80960 Programmer Reference manual
Abstract: 80960RM 80960RN 80960RP 128 bit processor schematic 80960JF 80960JT 80960RD 80960RS
Text: Design Considerations when Migrating from the Intel 80960RP/RD I/O Processor to the Intel® 80960RM/RN/RS I/O Processor Application Note May 2000 Order Number: 273374-001 Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual
|
Original
|
PDF
|
80960RP/RD
80960RM/RN/RS
80960RM/RN
80960RM/RN
0000h)
80960 Programmer Reference manual
80960RM
80960RN
80960RP
128 bit processor schematic
80960JF
80960JT
80960RD
80960RS
|
80960Cx
Abstract: PCI80960 80960JF 80960RP i960RP
Text: Intel i960® RP I/O Processor Datasheet • 33 MHz, 5 Volt Version 80960RP 33/5.0 • Complies with PCI Local Bus Specification, Revision 2.1 Product Features • ■ ■ ■ ■ High Performance 80960JF Core —Sustained One Instruction/Clock Execution
|
Original
|
PDF
|
80960RP
80960JF
32-Bit
32-Bit
64-Byte
Forwar80960RP-series
80960RP
80960Cx
PCI80960
i960RP
|
diode byt 45
Abstract: 80960RP 80960JF AD10 MA11 272736
Text: A ADVANCE INFORMATION 80960RP THE IQ SERIES INTELLIGENT I/O MICROPROCESSOR • ■ ■ ■ ■ • Complies with PCI Local Bus Specification Revision 2.1 High Performance 80960JF Core ■ DMA Controller — Sustained One Instruction/Clock — Three Independent Channels
|
Original
|
PDF
|
80960RP
80960JF
32-Bit
64-Bit
32-Bit
80960RP
352-Lead
diode byt 45
AD10
MA11
272736
|
GC80960RP3V33
Abstract: 1250H 8255 intel microprocessor block diagram intel i960 EDO dram 80960RD 80960RP GC80960RD66 GC80960RP33 gigabyte MOTHERBOARD CIRCUIT diagram gigabyte MOTHERBOARD SERVICE MANUAL
Text: Intel i960® RP/RD I/O Processor Specification Update June 2000 Notice: The 80960RP/RD may contain design defects or errors known as errata. Characterized errata that may cause 80960RP/RD’s behavior to deviate from pubished specifications are documented in this specification update.
|
Original
|
PDF
|
80960RP/RD
PMCON14
GC80960RP3V33
1250H
8255 intel microprocessor block diagram
intel i960 EDO dram
80960RD
80960RP
GC80960RD66
GC80960RP33
gigabyte MOTHERBOARD CIRCUIT diagram
gigabyte MOTHERBOARD SERVICE MANUAL
|
Realtek PCIe GBE Family Controller
Abstract: 88E8001 88E8055 AIC 7880P Marvell 88E8055 KT400-8235 ST3250620 Motherboard dell optiplex gx280 p4p800 marvell 88e8001
Text: Intel Entry Storage System SS4000-E Tested Hardware and Operating System List Revision 2.1 February 2008 Storage Server Group Marketing Revision History Intel® Entry Storage System SS4000-E Revision History Date Revision Number 21 Feb 2006 0.5 Modifications
|
Original
|
PDF
|
SS4000-E
BCFv11b214
GA-7VM400AM
KT400-8235)
ALC655
VT6420
VT6102
VT8235
Realtek PCIe GBE Family Controller
88E8001
88E8055
AIC 7880P
Marvell 88E8055
KT400-8235
ST3250620
Motherboard dell optiplex gx280
p4p800
marvell 88e8001
|
i960 KB Processor
Abstract: Pic PID control code 80960RP MON960
Text: i960 Processor Library Supplement Order Number: 651231-002 Revision Revision History Date -001 Original Issue. 02/96 -002 Revised for Release 5.1. 01/97 In the United States, additional copies of this manual or other Intel literature may be obtained by writing:
|
Original
|
PDF
|
|
IN1016
Abstract: 80960HA 80960HD 80960HT 80960JA 80960JD 80960JF 80960JT PQFP 128 Fast Ethernet Risc
Text: i960 JA/JF/JD/JT Microprocessors PRODUCT HIGHLIGHTS • Low Power Modes ■ Improved cache design ■ State of the art testability ® ■ i960 processor compatible RISC core ■ 100 MIPS execution for the JT-100 ■ 16-Kbyte 2-way set associative instruction
|
Original
|
PDF
|
JT-100
16-Kbyte
32-bit
JT-100
/0398/5K/IL0316
IN1016
80960HA
80960HD
80960HT
80960JA
80960JD
80960JF
80960JT
PQFP 128 Fast Ethernet Risc
|
cc196
Abstract: A-31 IEEE-695 ctools960 i960KB 80960KB Programmer Reference manual i960HA ASM96
Text: i960 Processor Software Utilities User’s Guide Order Number: 485277-005 Revision Revision History Date -001 Original Issue. 12/92 -002 Minor corrections. 09/93 -003 Revised for CTOOLS960 R4.5 and GNU/960 R2.4. 05/94 -004 Revised for R5.0. 02/96 -005
|
Original
|
PDF
|
CTOOLS960
GNU/960
cc196
A-31
IEEE-695
i960KB
80960KB Programmer Reference manual
i960HA
ASM96
|
MC 9080
Abstract: hp image point hx 210830 EP80960 auto changing in/out indicator doorbell project i960 MC Programmers Reference Manual MON960 seven segment quad digit display red input pci9080 53c87
Text: MON960 Debug Monitor User’s Guide Order Number: 484290-008 Revision Revision History Date -001 Original Issue. 01/93 -002 Updated for V1.1 release. 02/93 -003 Revised for MON960 release 2.0. 05/94 -004 Revised for MON960 release 2.1. 11/94 -005 Revised for MON960 release 3.0.
|
Original
|
PDF
|
MON960
MON960
Index-15
MC 9080
hp image point hx
210830
EP80960
auto changing in/out indicator doorbell project
i960 MC Programmers Reference Manual
seven segment quad digit display red input
pci9080
53c87
|
i960CA
Abstract: ka 20885 D 80960 EP80960BB atu-3 FF90FF i960 KA/KB Programmers Reference Manual 80960CF 80960RP IQ80960RP
Text: Getting Started with the 80960 QUICKval Kit i960 Microprocessor Evaluation Kit Order Number: 632708-005 Revision Revision History Date -001 Original Issue. 12/94 -002 80960Hx and PCI80960DP chapters added. Additional examples for all processors added. 12/95
|
Original
|
PDF
|
80960Hx
PCI80960DP
80960RP,
IQ80960RP
i960CA
ka 20885 D
80960
EP80960BB
atu-3
FF90FF
i960 KA/KB Programmers Reference Manual
80960CF
80960RP
|
|
|
HTR resistors
Abstract: 80960 80960SA reference i960 RP Processor 80960JF STT 433 1250H clock generator in dual core processor i960 Cx Instruction Set Quick Reference i960 Cx Processor Instruction Set Quick Reference
Text: i960 RP Microprocessor User’s Manual i960® RP Microprocessor User’s Manual February 1996 Order Number: 272736-001 Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel’s Terms and Conditions of Sale for
|
Original
|
PDF
|
Index-17
Index-18
HTR resistors
80960
80960SA reference
i960 RP Processor
80960JF
STT 433
1250H
clock generator in dual core processor
i960 Cx Instruction Set Quick Reference
i960 Cx Processor Instruction Set Quick Reference
|
80960
Abstract: BO 620 bbc timer stt 11 c17f i960 Cx Processor Instruction Set Quick Reference i960RP 80960JF 80960RD 80960RP MA11
Text: i960 Rx I/O Microprocessor Developer’s Manual Release Date: April, 1997 Order Number: 272736-002 The i960® Rx I/O Processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Such errata are
|
Original
|
PDF
|
sa-26
Index-23
80960
BO 620
bbc timer stt 11
c17f
i960 Cx Processor Instruction Set Quick Reference
i960RP
80960JF
80960RD
80960RP
MA11
|
Untitled
Abstract: No abstract text available
Text: 80960RP 1.0 1.2 ABOUT THIS DOCUMENT Terminology In this document, the following terms are used: This data sheet contains ADVANCE INFORMATION about Intel’s i960 RP processor, including a func tional overview, mechanical data package signal locations and simulated thermal characteristics ,
|
OCR Scan
|
PDF
|
80960RP
80960RPâ
352-Lead
D1732Ã
|
Untitled
Abstract: No abstract text available
Text: ADVANCE INFORMATION i960 RP I/O PROCESSOR • 33 MHz, 5.0 Volt Version 80960RP 33/5.0 • Complies with PCI Local Bus Specification Revision 2.1 High Performance 80960JF Core — Sustained One Instruction/Clock Execution — 4 Kbyte Two-Way Set-Associative
|
OCR Scan
|
PDF
|
80960RP
80960JF
32-Bit
64-Byte
Tov12,
T0V13,
OV16-
|
272737
Abstract: 80960JF
Text: IP[n3 [ [!J©T [PGiEWOG in te i 80960RP INTELLIGENT I/O MICROPROCESSOR • ■ PCI-to-PCI BRIDGE UNIT HIGH PERFORMANCE 80960JF CORE — Primary and Secondary PCI Interfaces — Sustained One Instruction/Clock — Two 64-Byte Posting Buffers Execution — Supports Delayed and Posted
|
OCR Scan
|
PDF
|
80960RP
80960JF
64-Byte
32-Bit
80960RP
272737
|
Untitled
Abstract: No abstract text available
Text: 80960RP 1.0 PURPOSE T h e 8 0 9 6 0 J F i n c l u d e s a 4 K b y t e i n s t r u c t io n c a c h e , a 2 K byte d ata c a c h e and 1 K byte data R A M . T h i s d o c u m e n t p r o v i d e s a p r e v i e w o f th e 8 0 9 6 0 R P m i c r o p r o c e s s o r . F u t u r e e d i t i o n s w il l p r o v i d e t a r g e t e d
|
OCR Scan
|
PDF
|
80960RP
|
Untitled
Abstract: No abstract text available
Text: ADVANCE INFORMATION ¡960 RP/RD I/O PROCESSOR AT 3.3 VOLTS 33 MHz, 3.3 Volt Version 80960RP 33/3.3 66 MHz, 3.3 Volt Version (80960RD 66/3.3) - Clock Doubled 80960J F Core • Complies with PCI Local Bus Specification Revision 2.1 • 5 Volt P C I Signalling Environment
|
OCR Scan
|
PDF
|
80960RP
80960RD
80960J
80960JF
32-Bit
64-Byhe
|
quad relay board
Abstract: No abstract text available
Text: ¡960 Rx I/O Processor at 3.3 V 1.0 ABOUT THIS DOCUMENT This is the ADVANCE INFORMATION data sheet for the low-power 3.3 V versions of Intel’s i960® Rx I/O Processor family, including: • 80960RD 66/3.3 • 80960RP 33/3.3 Throughout this document, these fam ily members
|
OCR Scan
|
PDF
|
Solutions960®
80960RD
80960RP
80960R
quad relay board
|
i960RP
Abstract: No abstract text available
Text: i960 1.0 ABOUT THIS DOCUMENT 1.2 This data sheet contains advance inform ation about Intel’s i960 RP I/O processor at 5 Volts referred to as 80960R P 33/5.0 , including a fu n ctio n a l overview, m echanical data (package signal locations and simulated therm al characteristics), targeted electrical
|
OCR Scan
|
PDF
|
80960R
80960RP
i960RP
|
540L
Abstract: No abstract text available
Text: 80960RM I/O Processor • Complies with PCI Local Bus Specification, Revision 2.1 ■ 5 K PCI Signalling Environment Data Sheet Advance Information Product Features ■ High Performance 80960JT Core ■ — Sustained One Instruction/Clock Execution — 16 Kbyte, Two-Way Set-Associative
|
OCR Scan
|
PDF
|
80960RM
80960JT
32-Bit
1710H
540L
|
