Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    54SX16 Search Results

    SF Impression Pixel

    54SX16 Price and Stock

    Microchip Technology Inc A54SX16A-TQG100M

    IC FPGA 81 I/O 100TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey A54SX16A-TQG100M Tray 180 1
    • 1 $662.84
    • 10 $662.84
    • 100 $662.84
    • 1000 $662.84
    • 10000 $662.84
    Buy Now
    Mouser Electronics A54SX16A-TQG100M
    • 1 -
    • 10 -
    • 100 $653.51
    • 1000 $653.51
    • 10000 $653.51
    Get Quote
    Microchip Technology Inc A54SX16A-TQG100M Tray 145 20 Weeks
    • 1 $662.84
    • 10 $662.84
    • 100 $644.45
    • 1000 $418.02
    • 10000 $414.28
    Buy Now

    Microchip Technology Inc A54SX16A-TQG144I

    IC FPGA 113 I/O 144TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey A54SX16A-TQG144I Tray 121 1
    • 1 $132.48
    • 10 $132.48
    • 100 $130.6204
    • 1000 $130.6204
    • 10000 $130.6204
    Buy Now
    Mouser Electronics A54SX16A-TQG144I 35
    • 1 $132.48
    • 10 $132.48
    • 100 $132.48
    • 1000 $132.48
    • 10000 $132.48
    Buy Now
    Microchip Technology Inc A54SX16A-TQG144I Tray 83 10 Weeks
    • 1 $132.48
    • 10 $132.48
    • 100 $128.8
    • 1000 $83.55
    • 10000 $82.8
    Buy Now
    Avnet Silica A54SX16A-TQG144I 12 Weeks 60
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now
    EBV Elektronik A54SX16A-TQG144I 11 Weeks 60
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Microchip Technology Inc A54SX16A-TQG100I

    IC FPGA 81 I/O 100TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey A54SX16A-TQG100I Tray 99 1
    • 1 $132.48
    • 10 $132.48
    • 100 $130.6204
    • 1000 $130.6204
    • 10000 $130.6204
    Buy Now
    Mouser Electronics A54SX16A-TQG100I
    • 1 -
    • 10 -
    • 100 $130.62
    • 1000 $130.62
    • 10000 $130.62
    Get Quote
    Microchip Technology Inc A54SX16A-TQG100I Tray 1,923 10 Weeks
    • 1 $132.48
    • 10 $132.48
    • 100 $128.8
    • 1000 $83.55
    • 10000 $82.8
    Buy Now
    Avnet Silica A54SX16A-TQG100I 540 12 Weeks 90
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now
    EBV Elektronik A54SX16A-TQG100I 11 Weeks 90
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Microchip Technology Inc A54SX16A-TQG144

    IC FPGA 113 I/O 144TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey A54SX16A-TQG144 Tray 60 1
    • 1 $102.31
    • 10 $102.31
    • 100 $102.31
    • 1000 $102.31
    • 10000 $102.31
    Buy Now
    Newark A54SX16A-TQG144 Bulk 60
    • 1 -
    • 10 -
    • 100 $99.48
    • 1000 $90.66
    • 10000 $90.66
    Buy Now
    Avnet Silica A54SX16A-TQG144 12 Weeks 60
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now
    EBV Elektronik A54SX16A-TQG144 11 Weeks 60
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now
    Master Electronics A54SX16A-TQG144
    • 1 -
    • 10 -
    • 100 $88.9
    • 1000 $88.9
    • 10000 $88.9
    Buy Now

    Microchip Technology Inc A54SX16A-TQ144

    IC FPGA 113 I/O 144TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey A54SX16A-TQ144 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now
    NAC A54SX16A-TQ144 Tray 60
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    54SX16 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    actel fpga 54sx32

    Abstract: 54SX32 54SX16 54SX08 066V 54SX RT54SX
    Text: Application Note Power-Up and Power-Down Behavior of 54SX and RT54SX Devices I n tro du ct i on One of the key benefits of Actel’s nonvolatile antifuse FPGA technology is the ability of the devices to be live at power-up. Since no configuration PROMs are required to


    Original
    PDF RT54SX actel fpga 54sx32 54SX32 54SX16 54SX08 066V 54SX

    actel fpga 54sx32

    Abstract: 24v to 5v level shifter TTL to LVTTL level shifter 54SX16P
    Text: Application Note Two-Way Mixed-Voltage Interfacing of Actel’s SX FPGAs I n tro du ct i on In the past, bipolar circuits with a 5V standard power supply voltage dominated digital system designs. CMOS IC manufacturers adopted this power supply voltage, and most


    Original
    PDF

    structural vhdl code for ripple counter

    Abstract: SIGNAL PATH designer
    Text: Designer Series Development System R2-1998 Release Notes This document describes the new features and enhancements of the Designer Series Development System R2-1998 release. It also contains information about discontinued features and known limitations. Designs created in earlier versions of Designer that supported


    Original
    PDF R2-1998 structural vhdl code for ripple counter SIGNAL PATH designer

    Untitled

    Abstract: No abstract text available
    Text: v2.0 PCI Arbiter Core Fe a t ur es I m p l em e n t at i on • Support for up to Five PCI Bus Masters At any given time, more than one PCI bus initiator Master device may request use of the PCI bus by asserting its specific request signal (REQn). The Arbiter determines


    Original
    PDF 54SX16

    actel fpga 54sx32

    Abstract: 54SX32 54SX RT54SX antifuse fpga
    Text: Application Note AC145 Power-Up and Power-Down Behavior of 54SX and RT54SX Devices I n tro du ct i on One of the key benefits of Actel’s nonvolatile antifuse FPGA technology is the ability of the devices to be live at power-up. Since no configuration PROMs are required to


    Original
    PDF AC145 RT54SX actel fpga 54sx32 54SX32 54SX antifuse fpga

    THERMAL Fuse m20 tf 115 c

    Abstract: 54SX A54SX08 A54SX16 A54SX32 PAR64 REQ64 circuit diagram of motherboard W2-081 ac 171
    Text: v3.1 54SX Family FPGAs Le a di ng E dg e P er f or m a nc e F ea t u r es • 320 MHz Internal Performance • 66 MHz PCI • 3.7 ns Clock-to-Out Pin-to-Pin • CPLD and FPGA Integration • 0.1 ns Input Set-Up • Single Chip Solution • 0.25 ns Clock Skew


    Original
    PDF

    TQFP176

    Abstract: ami equivalent gates
    Text: Pr el i mi nary v 1. 0 54SX Family FPGAs Features High Performance • 320 MHz Internal Performance • 4.0 ns Clock-to-Out Pin-to-Pin • 0.6 ns Input Set-Up • 0.25 ns Clock Skew High Density • 8,000 to 32,000 Available Logic Gates • 246 User-Programmable I/O


    Original
    PDF MO-151 TQFP176 ami equivalent gates

    54SX32

    Abstract: AC146 actel fpga 54sx32 SX FPGAs TTL to LVTTL level shifter RT54SX 54SX16 54sx08
    Text: Application Note AC146 Two-Way Mixed-Voltage Interfacing of Actel’s SX FPGAs I n tro du ct i on In the past, bipolar circuits with a 5V standard power supply voltage dominated digital system designs. CMOS IC manufacturers adopted this power supply voltage, and most


    Original
    PDF AC146 54SX32 AC146 actel fpga 54sx32 SX FPGAs TTL to LVTTL level shifter RT54SX 54SX16 54sx08

    Actel a1280

    Abstract: BP-1710 ACTEL A1010 rt1280 ACTEL A1010A Silicon Sculptor II bp1710 RT54SX72SU Actel A1020 Actel a1225xl
    Text: Application Note AC225 Programming Antifuse Devices Introduction This document provides an overview of the various programming options available for the Actel antifuse families. In addition, it provides helpful information relating to programming failures, including measures


    Original
    PDF AC225 Actel a1280 BP-1710 ACTEL A1010 rt1280 ACTEL A1010A Silicon Sculptor II bp1710 RT54SX72SU Actel A1020 Actel a1225xl

    TTL to LVTTL level shifter

    Abstract: 54SX32 54SX16 54SX16P 54SX08 3.3v to 5v logic level shifter actel fpga 54sx32
    Text: Appl i cat i o n Br i ef Two-Way Mixed-Voltage Interfacing of Actel’s SX FPGAs Introduction In the past, bipolar circuits with a 5.0V standard power supply voltage dominated digital system designs. CMOS IC manufacturers adopted this power supply voltage, and most


    Original
    PDF

    VHDL code for pci

    Abstract: arbitration scheme 54SX
    Text: v3.0 PCI Arbiter Core Fe a t ur es • Support for up to Five PCI Bus Masters other PCI bus masters. The networking and telecom markets are the targets for this macro. • Support for Two Arbitration Schemes I m p l em e n t at i on • Pure Rotation At any given time, more than one PCI bus initiator Master


    Original
    PDF 54SX16 VHDL code for pci arbitration scheme 54SX

    sx 2082

    Abstract: No abstract text available
    Text: v3.0 54SX Family FPGAs Lead ing E dge P er f or m ance Feat ur es • 320 MHz Internal Performance • 66 MHz PCI • 3.7 ns Clock-to-Out Pin-to-Pin • CPLD and FPGA Integration • 0.1 ns Input Set-Up • Single Chip Solution • 0.25 ns Clock Skew • 100% Resource Utilization with 100% Pin Locking


    Original
    PDF

    54SX16A

    Abstract: 54sx32 54SX0 54SX08A Signal Path Designer 54SX32A
    Text: Designer Series Development System R1-2000 Release Notes This document describes the new features and enhancements of the Designer Series Development System R1-2000 release. It also contains information about discontinued features and known limitations. Supported Platforms


    Original
    PDF R1-2000 CQ208 CQ256 54SX16A 54sx32 54SX0 54SX08A Signal Path Designer 54SX32A

    TQFP176

    Abstract: No abstract text available
    Text: BACK Pr el i mi nary v 1. 0 54SX Family FPGAs Features High Performance • 320 MHz Internal Performance • 4.0 ns Clock-to-Out Pin-to-Pin • 0.6 ns Input Set-Up • 0.25 ns Clock Skew High Density • 8,000 to 32,000 Available Logic Gates • 246 User-Programmable I/O


    Original
    PDF MO-151 TQFP176

    54SX

    Abstract: A54SX08 A54SX16 A54SX32 PAR64 REQ64 38VCC 54SX16P
    Text: v3.0.1 54SX Family FPGAs Lead ing E dge P er f or m ance Feat ur es • 320 MHz Internal Performance • 66 MHz PCI • 3.7 ns Clock-to-Out Pin-to-Pin • CPLD and FPGA Integration • 0.1 ns Input Set-Up • Single Chip Solution • 0.25 ns Clock Skew • 100% Resource Utilization with 100% Pin Locking


    Original
    PDF

    RT54SX72SU

    Abstract: rt54sx32su silicon sculptor 3 54SX16A BP-1710 rt1280 Actel a1280 ACT2 A1280 AC225 A32140DX PQ208
    Text: Application Note AC225 Programming Antifuse Devices Introduction This document provides an overview of the various programming options available for the Actel antifuse families. In addition, it provides helpful information relating to programming failures, including measures


    Original
    PDF AC225 RT54SX72SU rt54sx32su silicon sculptor 3 54SX16A BP-1710 rt1280 Actel a1280 ACT2 A1280 AC225 A32140DX PQ208

    A54SX72A

    Abstract: Actel A40MX04 A42MX09 actel a40mx02 A40MX04 signal path designer
    Text: Application Note AC276 Board-Level Considerations Introduction Simulating and debugging individual components is the first step in verifying a board design. Despite all the best design efforts to produce a working design, in some cases, the devices do not operate as


    Original
    PDF AC276 A54SX72A Actel A40MX04 A42MX09 actel a40mx02 A40MX04 signal path designer

    5962L0053605VYC

    Abstract: 5962-9069204QXA ATMEL 302 24C16 UT9Q512E-20YCC MOH0268D UT54ACS164245SEIUCCR Z085810 5962-9762101Q2A UT28F256QLET-45UCC 5962R0250401KXA
    Text: NOT MEASUREMENT SENSITIVE MIL-HDBK-103AJ 19 SEPTEMBER 2011 SUPERSEDING MIL-HDBK-103AH 28 MARCH 2011 DEPARTMENT OF DEFENSE HANDBOOK LIST OF STANDARD MICROCIRCUIT DRAWINGS This handbook is for guidance only. Do not cite this document as a requirement. AMSC N/A


    Original
    PDF MIL-HDBK-103AJ MIL-HDBK-103AH MIL-HDBK-103AJ 5962L0053605VYC 5962-9069204QXA ATMEL 302 24C16 UT9Q512E-20YCC MOH0268D UT54ACS164245SEIUCCR Z085810 5962-9762101Q2A UT28F256QLET-45UCC 5962R0250401KXA

    54sx08

    Abstract: THERMAL Fuse m20 tf 115 c
    Text: v 3 .0 54SX Family FPGAs Leading Edge Performance • 100%Resource Utilization with 100%Pin Locking • 320 MHz Internal Performance • 3.3VOperation with 5.0VInput Tolerance • 3.7 nsClock-to-Out Pi n-to-Pi n • Very Low Power Consumption • 0.1 ns Input Set-Up


    OCR Scan
    PDF

    k16 a21

    Abstract: 313-pin
    Text: ^ c M J P relim inary • v 1 .1 54SX Family FPGAs Features • 3.3VOperation with 5.0VInput Tolerance Hi gh P e r f o r m ance • Low Power Consumption • 320 MHz Internal Performance • Deterministic, User-ControlIableTiming • 4.0 nsClock-to-Out Pi n-to-Pi n


    OCR Scan
    PDF

    THERMAL Fuse m20 tf 115 c

    Abstract: 54SX16A actel fpga 54sx32 54SX32
    Text: ^ c te l v 2 .0 54SX Family FPGAs L ea d in g Edge Pe rform an ce • 100% Resource Utilization with 100%Pin Locking • 320 MHz Internal Performance • 3.3V Operation with 5.0V Input Tolerance • 3.7 ns Clock-to-Out Pm-to-Pin • Very Low Power Consumption


    OCR Scan
    PDF AS4SX32 THERMAL Fuse m20 tf 115 c 54SX16A actel fpga 54sx32 54SX32

    transistor P7o

    Abstract: H30P 54SX16
    Text: Preliminary v 1 .0 54SX Family FPGAs Features • Unique, In-System Diagnostic and Debug Facility with Silicon Explorer High Perform ance • JTAG Boundary Scan Testing In Compliance with IEEE • 320 MHz I nternal Performance • 4.0 ns Cl ock-to-Out Pin-to-Pin


    OCR Scan
    PDF 0001o MO-151 transistor P7o H30P 54SX16

    LRD12

    Abstract: IRD12
    Text: 54SX Family FPGAs Features • 3.3VOperation with 5.0VInput Tolerance High • Low Power Consumption Perform ance • 320 MHz I nternal Performance • Deterministic, User-ControlIableTiming • 4.0 ns Cl ock-to-Out Pin-to-Pin • Unique, In-System Diagnostic and Debug Facility with


    OCR Scan
    PDF 0001o MO-151 LRD12 IRD12

    A54SX72

    Abstract: No abstract text available
    Text: ^ c te l P r e lim in a r y v1„0 CorePCI Target+DMA Master 33/66MHz P ro d u ct S um m ary Section In te n d e d U s e • High-Performance 33MHz or 66MHz PCI Target+DMA Master Applications Page I/O Signal Descriptions 415 Supported Comm ands 418 Device Utilization


    OCR Scan
    PDF 33/66MHz 33MHz 66MHz 32-Bit, 33MHz, 66MHz, A54SX72