Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    YI12 Search Results

    SF Impression Pixel

    YI12 Price and Stock

    Rishabh Instruments RISH-RELAY-I-1-2001-LA

    CURRENT PROTECTION RELAY 1-PHASE
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey RISH-RELAY-I-1-2001-LA Bulk 1
    • 1 $35
    • 10 $35
    • 100 $35
    • 1000 $35
    • 10000 $35
    		Buy Now

    Amphenol SSI P51-15-G-Y-I12-5V-000-000

    SENSOR 15PSI 7/16-20-2B 1-5V
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey P51-15-G-Y-I12-5V-000-000 Box 5
    • 1 -
    • 10 $119.744
    • 100 $119.744
    • 1000 $119.744
    • 10000 $119.744
    		Buy Now

    Amphenol SSI P51-15-S-Y-I12-5V-000-000

    SENSOR 15PSIS 7/16 5V 12"
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey P51-15-S-Y-I12-5V-000-000 Box 5
    • 1 -
    • 10 $119.744
    • 100 $119.744
    • 1000 $119.744
    • 10000 $119.744
    		Buy Now

    Amphenol SSI P51-100-S-Y-I12-5V-000-000

    SENSOR 100PSIS 7/16 5V 12"
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey P51-100-S-Y-I12-5V-000-000 Box 5
    • 1 -
    • 10 $119.744
    • 100 $119.744
    • 1000 $119.744
    • 10000 $119.744
    		Buy Now

    Amphenol SSI P51-200-A-Y-I12-5V-000-000

    SENSOR 200PSI 5/8" 7/16-20-2B 5V
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey P51-200-A-Y-I12-5V-000-000 Box 5
    • 1 -
    • 10 $119.744
    • 100 $119.744
    • 1000 $119.744
    • 10000 $119.744
    		Buy Now
    Find more YI12 price and stock on Findchips.com

    YI12 Datasheets (2)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    YI1201510000G Amphenol Anytek Connectors, Interconnects - Terminal Blocks - Wire to Board - TERM BLK 3POS SIDE ENTRY 5MM PCB Original PDF
    YI1221510000G Amphenol Anytek Connectors, Interconnects - Terminal Blocks - Wire to Board - TERM BLK 3P SIDE ENT 5.08MM PCB Original PDF

    YI12 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    AN59

    Abstract: PDSP1601 PDSP16116 PDSP16116A PDSP16318 Application of dsp in sonar for m.sc i-C4H10
    Text: AN59 A High Resolution FFT Processor Application Note AN59 ISSUE 2.0 July 1993 The PDSP16116A has been designed with an integral Block Floating Point system which can be used, in conjunction with other Zarlink Semiconductor PDSP parts, to process FFTs with a combination of speed and accuracy previously unobtainable. All the


    Original     		PDF PDSP16116A 20MHz 259us 118us AN59 PDSP1601 PDSP16116 PDSP16318 Application of dsp in sonar for m.sc i-C4H10

    Untitled

    Abstract: No abstract text available
    Text: PDSP16116/A/MC PDSP16116/A/MC 16 By 16 Bit Complex Multiplier DS3858 - 3.0 June 2000 The PDSP16116A will multiply two complex 16 + 16 bit words every 50ns and can be configured to output the complete complex (32 + 32) bit result within a single cycle. The


    Original     		PDF PDSP16116/A/MC DS3858 PDSP16116A PDSP16116/A PDSP16318, 10MHz PDSP16116 PDSP16318s

    parallel Multiplier Accumulator based on Radix-2

    Abstract: DS3707 PDSP16116 PDSP16116A PDSP16318A subtractor using TTL CMOS GG144 4 bit binary full adder and subtractor 32-bit adder block diagram for barrel shifter
    Text: PDSP16116 16 X 16 Bit Complex Multiplier Supersedes October 1996 version, DS3707 - 4.2 The PDSP16116 contains four 16316 array multipliers, two 32-bit adder/subtractors and all the control logic required to support Block Floating Point Arithmetic as used in FFT applications.


    Original     		PDF PDSP16116 DS3707 PDSP16116 32-bit PDSP16116A PDSP16318A, 20MHz 20-bit parallel Multiplier Accumulator based on Radix-2 PDSP16318A subtractor using TTL CMOS GG144 4 bit binary full adder and subtractor 32-bit adder block diagram for barrel shifter

    ALU of 4 bit adder and subtractor

    Abstract: MIL-883 PDSP16116 PDSP16116A PDSP16318 logic diagram to setup adder and subtractor using
    Text: PDSP16116/A/MC PDSP16116/A/MC 16 by 16 Bit Complex Multiplier DS3858 The PDSP16116A will multiply two complex 16 + 16 bit words every 50ns and can be configured to output the complete complex (32 + 32) bit result within a single cycle. The data format is fractional two's complement.


    Original     		PDF PDSP16116/A/MC DS3858 PDSP16116A PDSP16116/A PDSP16318, 10MHz PDSP16116 PDSP16318s ALU of 4 bit adder and subtractor MIL-883 PDSP16318 logic diagram to setup adder and subtractor using

    BUTTERFLY DSP

    Abstract: WI13 IC5-H10 dar5 AN59 PDSP1601 PDSP16116 PDSP16116A PDSP16318 BR13
    Text: AN59 A High Resolution FFT Processor Application Note AN59 ISSUE 2.0 July 1993 The PDSP16116A has been designed with an integral Block Floating Point system which can be used, in conjunction with other Zarlink Semiconductor PDSP parts, to process FFTs with a combination of speed and accuracy previously unobtainable. All the


    Original     		PDF PDSP16116A 20MHz 259us 118us BUTTERFLY DSP WI13 IC5-H10 dar5 AN59 PDSP1601 PDSP16116 PDSP16318 BR13

    Untitled

    Abstract: No abstract text available
    Text: PDSP16116/A OCTOBER 1996 DS3707 - 4.2 PDSP16116/A 16 BY 16 BIT COMPLEX MULTIPLIER Supersedes version October 1995 verison, DS3707 - 3.0 The PDSP16116A will multiply two complex (16 + 16) bit words every 50ns and can be configured to output the complete complex (32 + 32) bit result within a single cycle. The


    Original     		PDF PDSP16116/A DS3707 PDSP16116A PDSP16116/A PDSP16318, 10MHz PDSP16116

    32 bit adder

    Abstract: PDSP16116 MIL-883 PDSP16116A PDSP16318
    Text: PDSP16116/A/MC PDSP16116/A/MC 16 by 16 Bit Complex Multiplier DS3858 The PDSP16116A will multiply two complex 16 + 16 bit words every 50ns and can be configured to output the complete complex (32 + 32) bit result within a single cycle. The data format is fractional two's complement.


    Original     		PDF PDSP16116/A/MC DS3858 PDSP16116A PDSP16116/A PDSP16318, 10MHz PDSP16116 PDSP16318s 32 bit adder MIL-883 PDSP16318

    YR13

    Abstract: PDSP16116
    Text: PDSP16116 16 X 16 Bit Complex Multiplier DS3707 The PDSP16116 contains four 16316 array multipliers, two 32-bit adder/subtractors and all the control logic required to support Block Floating Point Arithmetic as used in FFT applications. The PDSP16116A variant will multiply two complex 16116


    Original     		PDF PDSP16116 DS3707 PDSP16116 32-bit PDSP16116A PDSP16318A, 20MHz 20-bit YR13

    4 bit barrel shifter circuit for left shift

    Abstract: No abstract text available
    Text: PDSP16116/A/MC PDSP16116/A/MC 16 by 16 Bit Complex Multiplier DS3858 The PDSP16116A will multiply two complex 16 + 16 bit words every 50ns and can be configured to output the complete complex (32 + 32) bit result within a single cycle. The data format is fractional two's complement.


    Original     		PDF PDSP16116/A/MC DS3858 PDSP16116A PDSP16116/A PDSP16318, 10MHz PDSP16116 PDSP16318s 4 bit barrel shifter circuit for left shift

    144 pin pga

    Abstract: PDSP16116 PDSP16116A PDSP16318 diode b10
    Text: PDSP16116/A/MC PDSP16116/A/MC 16 By 16 Bit Complex Multiplier Supersedes July 1993 version, DS3858 - 1.0 DS3858 - 2.0 October 1998 The PDSP16116A will multiply two complex 16 + 16 bit words every 50ns and can be configured to output the complete complex (32 + 32) bit result within a single cycle. The


    Original     		PDF PDSP16116/A/MC DS3858 PDSP16116A PDSP16116/A PDSP16318, 10MHz PDSP16116 144 pin pga PDSP16318 diode b10

    Untitled

    Abstract: No abstract text available
    Text: PDSP16116/A/MC PDSP16116/A/MC 16 by 16 Bit Complex Multiplier DS3858 The PDSP16116A will multiply two complex 16 + 16 bit words every 50ns and can be configured to output the complete complex (32 + 32) bit result within a single cycle. The data format is fractional two's complement.


    Original     		PDF PDSP16116/A/MC DS3858 PDSP16116A PDSP16116/A PDSP16318, 10MHz PDSP16116 PDSP16318s

    logic diagram to setup adder and subtractor

    Abstract: YR10 FFT 1024 point implementing ALU with adder/subtractor PR11 MIL-883 PDSP16116 PDSP16116A PDSP16318 tag l9 230
    Text: PDSP16116/A/MC PDSP16116/A/MC 16 by 16 Bit Complex Multiplier DS3858 The PDSP16116A will multiply two complex 16 + 16 bit words every 50ns and can be configured to output the complete complex (32 + 32) bit result within a single cycle. The data format is fractional two's complement.


    Original     		PDF PDSP16116/A/MC DS3858 PDSP16116A PDSP16116/A PDSP16318, 10MHz PDSP16116 PDSP16318s logic diagram to setup adder and subtractor YR10 FFT 1024 point implementing ALU with adder/subtractor PR11 MIL-883 PDSP16318 tag l9 230

    FULL SUBTRACTOR using 41 MUX

    Abstract: PDSP16318A MIL-883 PDSP16116 PDSP16116A 32 bit barrel shifter circuit diagram using mux DIODE bfp 86 GC144 YR13
    Text: PDSP16116 16 X 16 Bit Complex Multiplier DS3707 The PDSP16116 contains four 16316 array multipliers, two 32-bit adder/subtractors and all the control logic required to support Block Floating Point Arithmetic as used in FFT applications. The PDSP16116A variant will multiply two complex 16116


    Original     		PDF PDSP16116 DS3707 PDSP16116 32-bit PDSP16116A PDSP16318A, 20MHz 20-bit FULL SUBTRACTOR using 41 MUX PDSP16318A MIL-883 32 bit barrel shifter circuit diagram using mux DIODE bfp 86 GC144 YR13

    bfp 11A diode

    Abstract: No abstract text available
    Text: Si GEC PLESSEY S I M I t O N I L C T O H S P D S P 1 6 1 1 6 /A 16 BY 16 BIT COMPLEX MULTIPLIER Supersedes version October 1995 verison, DS3707 - 3.0) The PQSP16116A will multiply two complex (1 6 + 1 6 ) bit words every 50ns and can be configured to output the


    OCR Scan     		PDF DS3707 PQSP16116A PDSP16116/A PDSP16318, PDSP16116A 10MHz PDSP16116MC bfp 11A diode

    Untitled

    Abstract: No abstract text available
    Text: Si GEC P L E S S E Y OCTOBER 1997 S E M I C O N D U C T O R S DS3707 - 5.3 P D S P 16 116 16X16 BIT COMPLEX MULTIPLIER Supersedes October 1996 version, DS3707 - 4.2 The PDSP16116 contains four 1 6 x1 6 array multipliers, two 32-bit adder/subtractors and all the control logic required to sup­


    OCR Scan     		PDF DS3707 16X16 PDSP16116 32-bit PDSP16116A PDSP16318A, 20MHz 20-bit

    FULL SUBTRACTOR using 41 MUX

    Abstract: DS3707 32 bit barrel shifter circuit diagram using multi bfp mark diode YI11 MT52L1G32D4PG-107 WT:B TR
    Text: MITEL PD SP16116 16 X 16 Bit Complex Multiplier SEMICONDUCTOR Supersedes O ctober 1996 version, DS3707 - 4.2 DS3707 - 5.3 O ctober 1997 The PDSP16116 contains four 16x16 array multipliers, two 32-bit adder/subtractors and all the control logic required to sup­


    OCR Scan     		PDF SP16116 DS3707 PDSP16116 16x16 32-bit PDSP16116A PDSP16318A, 20MHz FULL SUBTRACTOR using 41 MUX 32 bit barrel shifter circuit diagram using multi bfp mark diode YI11 MT52L1G32D4PG-107 WT:B TR

    DS3707

    Abstract: No abstract text available
    Text: M ITEL PD SP16116 16 X 16 Bit Complex Multiplier SE M IC O N D U C T O R Supersedes October 1996 version, DS3707 - 4.2 DS3707 - 5.3 October 1997 The PDSP16116 contains four 1 6 x1 6 array multipliers, two 32-bit adder/subtractors and all the control logic required to sup­


    OCR Scan     		PDF SP16116 DS3707 PDSP16116 32-bit PDSP16116A PDSP16318A, 20MHz 20-bit

    barrel shifter block diagram

    Abstract: parallel Multiplier Accumulator based on Radix-2 ALU of 4 bit adder and subtractor CD11N TTL ALU of 4 bit adder and subtractor radix-2 YIO 98 PDSP16116 PDSP16116A PDSP16318
    Text: PDSP16116/A/MC MITEL 16 By 16 Bit Complex Multiplier SEM ICON D UCTOR Supersedes July 1993 version, DS3858 - 1.0 DS3858 - 2.0 O ctober 1998 The PDSP16116A will multiply two complex 16 + 16 bit words every 50ns and can be configured to output the complete complex (32 + 32) bit result within a single cycle. The


    OCR Scan     		PDF PDSP16116/A/MC DS3858 PDSP16116A PDSP16116/A PDSP16318, 10MHz PDSP16116 barrel shifter block diagram parallel Multiplier Accumulator based on Radix-2 ALU of 4 bit adder and subtractor CD11N TTL ALU of 4 bit adder and subtractor radix-2 YIO 98 PDSP16318

    bfp mark diode

    Abstract: 32-bit adder PS2187 PDSP16330 plessey logic diagram to setup adder and subtractor using PDSP16116 IC to design 2 by 2 binary multiplier PDSP1601 PDSP16318 YR13
    Text: APR IL 1989 < Ä j P L E S S E Y Sem iconductors. P D S P 1 6 1 1 6 16 BY 16 BIT COMPLEX MULTIPLIER SUPERSEDES EDITION IN JU L Y 1988 DSP 1C HANDBOOK The PDSP16116 will multiply two complex (16+16) bit words every 100ns and can be configured to output the


    OCR Scan     		PDF PDSP16116 PDSP16116 100ns 16x16 PDSP16318, 10MHz PDSP16318 bfp mark diode 32-bit adder PS2187 PDSP16330 plessey logic diagram to setup adder and subtractor using IC to design 2 by 2 binary multiplier PDSP1601 YR13

    aeg diode Si 11 n

    Abstract: No abstract text available
    Text: Si GEC P L E S S E Y S f M I C. O IN D ADVANCE INFORMATION L C T O R S P D S P 1 6 1 1 6 /A 16 BY 16 BIT COMPLEX MULTIPLIER Supersedes version in December 1993 Digital Video & Digital Signal Processing 1C Handbook, HB3923-1) The PDSP16116A will m ultiply tw o complex (16 + 1 6 ) bit


    OCR Scan     		PDF HB3923-1) PDSP16116A PDSP16116/A PDSP16116C0 PDSP16116B0 PDSP16116 PDSP16116MCGGDR PDSP16116AC0 aeg diode Si 11 n

    z014

    Abstract: 241243 Z04B circuit diagram of 3 bit magnitude comparator wit radar digital correlator y013 A601 MARCONI sh TCA 321 MA7170
    Text: Marconi - Electronic Devices BIT-SLICE CORRELATOR C /y ? ê > S , & c/ ~ MA7170 b» /• c o f re .1 .4 1 /£ * ”~ FEATURES • 64 stage correlation fo r 1-bit reference and 4 bit data • 10 MHz data throughput. • 16 bit accum ulate accuracy. • Expandable correlation length,


    OCR Scan     		PDF MA7170 MA7170 z014 241243 Z04B circuit diagram of 3 bit magnitude comparator wit radar digital correlator y013 A601 MARCONI sh TCA 321

    lcd gba

    Abstract: LCD DISPLAY MODULE sharp LQ sharp gba LD1110 dh765 LL600 FX8-60P-SV FX8-60S-SV LQ150X1DG16 SM02
    Text: PREPARED BY APPROVED BY SPEC No. LD-11104A DATE DATE SHARP FILE No. ISSUE : Mar. 4 1999 PAGE TFT Liquid Crystal Display Group SHARP CORPORATION : 17 pages APPLICABLE GROUP TFT Liquid Crystal Display Group SPECIFICATION DEVICE SPECIFICATION FOR TFT-LCD Module


    OCR Scan     		PDF LD-11104A LQ150X1DG16 LD-11104-17 LQ150X1DG16 lcd gba LCD DISPLAY MODULE sharp LQ sharp gba LD1110 dh765 LL600 FX8-60P-SV FX8-60S-SV SM02

    Untitled

    Abstract: No abstract text available
    Text: JANUARY 1990 PILE SSEY S E M IC O N D U C T O R S : P D S P 1 6 1 1 6 / 1 6 1 1 6 A 16 BY 16 BIT COMPLEX MULTIPLIER Supersedes April 1989 Edition The PDSP16116A will multiply two complex (16+16) bit words every 50ns and can be configured to output the com­


    OCR Scan     		PDF PDSP16116A PDSP16116/A 16x16 PDSP16318A, 20MHz

    Untitled

    Abstract: No abstract text available
    Text: DIGITAL VIDEO & DIGITAL SIGNAL PROCESSING IC Handbook GEC P L E S S E Y SEMICONDUCTORS Foreword GEC Plessey Semiconductors has substantially increased its activities in Digital Video developments since the last issue of this handbook in December 1993 . A


    OCR Scan     		PDF 115th