Untitled
Abstract: No abstract text available
Text: XRT7302 PRELIMINARY 2 CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT SEPTEMBER 1999 REV. 1.0.0 GENERAL DESCRIPTION APPLICATIONS The XRT7302 Dual Channel E3/DS3/STS-1 Transceiver IC consists of two fully integrated transmitter and receiver line transceiver blocks that are designed
|
Original
|
PDF
|
XRT7302
XRT7302
|
HDB3 AMI ENCODER DECODER
Abstract: pulse transformer 400C 650C 850C GR-253-CORE GR-499-CORE XRT7302
Text: áç XRT7302 2 CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT SEPTEMBER 2000 REV. 1.1.6 GENERAL DESCRIPTION FEATURES The XRT7302 Dual Channel E3/DS3/STS-1 Transceiver IC consists of two fully integrated transmitter and receiver line transceivers designed for E3, DS3
|
Original
|
PDF
|
XRT7302
XRT7302
HDB3 AMI ENCODER DECODER
pulse transformer
400C
650C
850C
GR-253-CORE
GR-499-CORE
|
Untitled
Abstract: No abstract text available
Text: áç XRT7302 2 CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT FEBRUARY 2000 REV. 1.1.1 GENERAL DESCRIPTION APPLICATIONS The XRT7302 Dual Channel E3/DS3/STS-1 Transceiver IC consists of two fully integrated transmitter and receiver line transceivers designed for E3, DS3
|
Original
|
PDF
|
XRT7302
XRT7302
|
CR10
Abstract: GR-253-CORE GR-499-CORE XRT7302
Text: áç XRT7302 2 CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT AUGUST 2000 REV. 1.1.5 • Digital Cross Connect Systems GENERAL DESCRIPTION • CSU/DSU Equipment The XRT7302 Dual Channel E3/DS3/STS-1 Transceiver IC consists of two fully integrated transmitter and receiver line transceivers designed for E3, DS3
|
Original
|
PDF
|
XRT7302
XRT7302
CR10
GR-253-CORE
GR-499-CORE
|
TR-NWT000499
Abstract: No abstract text available
Text: DATA SHEET Communications XRT7302 Two Channel E3, DS3, STS-1 Line Interface Unit Features • Meets E3/DS3/STS-1 jitter tolerance requirements • Contains a 4-wire microprocessor serial interface • Full loop-back capacity • Transmit and receive power down modes
|
Original
|
PDF
|
XRT7302
80-pin
TR-NWT-000499,
TR-NWT000499
|
Untitled
Abstract: No abstract text available
Text: XRT7302 PRELIMINARY 2 CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT NOVEMBER 1999 REV. 1.0.2 GENERAL DESCRIPTION APPLICATIONS The XRT7302 Dual Channel E3/DS3/STS-1 Transceiver IC consists of two fully integrated transmitter and receiver line transceiver blocks that are designed
|
Original
|
PDF
|
XRT7302
XRT7302
|
Untitled
Abstract: No abstract text available
Text: DATA SHEET Communications T3/STS-1/E3 XRT7302 2 Channel E3, DS3, STS-1 Line Interface Unit Features • Meets E3/DS3/STS-1 jitter tolerance requirements • Contains a 4-wire microprocessor serial interface • Full loop-back capacity • Transmit and receive power down modes
|
Original
|
PDF
|
XRT7302
80-pin
|
Untitled
Abstract: No abstract text available
Text: XRT7302 PRELIMINARY 2 CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT SEPTEMBER 1999 REV. 1.0.1 GENERAL DESCRIPTION APPLICATIONS The XRT7302 Dual Channel E3/DS3/STS-1 Transceiver IC consists of two fully integrated transmitter and receiver line transceiver blocks that are designed
|
Original
|
PDF
|
XRT7302
XRT7302
|
0X00
Abstract: CR10 GR-499-CORE XRT7302
Text: áç XRT7302 2 CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT FEBRUARY 2000 REV. 1.1.0 GENERAL DESCRIPTION APPLICATIONS The XRT7302 Dual Channel E3/DS3/STS-1 Transceiver IC consists of two fully integrated transmitter and receiver line transceivers designed for E3, DS3
|
Original
|
PDF
|
XRT7302
XRT7302
0X00
CR10
GR-499-CORE
|
r4363
Abstract: CP Clare RELAY dmo 465 IC 404
Text: áç XRT72L53 PRELIMINARY THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER JANUARY 2001 REV. P1.1.6 GENERAL DESCRIPTION The XRT72L53, 3 Channel DS3/E3 Framer IC is designed to accept User Data from the Terminal Equipment and insert this data into the Payload bit-fields
|
Original
|
PDF
|
XRT72L53
XRT72L53,
XRT72L53
DS3-M13,
r4363
CP Clare RELAY
dmo 465
IC 404
|
B628
Abstract: datasheet relay NAIS 5v 5 pin iC 458 XRT72L58 "Encoder IC" NAIS 210 RELAY octal tri state buffer ic DS3-M13 XRT72L58IB TTB-11
Text: áç XRT72L58 PRELIMINARY EIGHT CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER JANUARY 2001 REV. P1.1.2 GENERAL DESCRIPTION The XRT72L58 Octal DS3/E3 Framer is designed to accept “User Data” from the Terminal Equipment and insert this data into the “payload” bit-fields within an
|
Original
|
PDF
|
XRT72L58
XRT72L58
DS3-M13,
B628
datasheet relay NAIS 5v 5 pin
iC 458
"Encoder IC"
NAIS 210 RELAY
octal tri state buffer ic
DS3-M13
XRT72L58IB
TTB-11
|
dmo 365 r
Abstract: datasheet relay NAIS 5v 5 pin NAIS Relay 5v bi directional dc motor speed controller NAIS 210 NAIS 210 RELAY 5v relay nais 5 pin data sheet DS3-M13 sha t90 T79 code marking
Text: áç XRT72L53 PRELIMINARY THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER FEBRUARY 2001 REV. P1.1.7 GENERAL DESCRIPTION The XRT72L53, 3 Channel DS3/E3 Framer IC is designed to accept User Data from the Terminal Equipment and insert this data into the Payload bit-fields
|
Original
|
PDF
|
XRT72L53
XRT72L53,
XRT72L53
DS3-M13,
dmo 365 r
datasheet relay NAIS 5v 5 pin
NAIS Relay 5v
bi directional dc motor speed controller
NAIS 210
NAIS 210 RELAY
5v relay nais 5 pin data sheet
DS3-M13
sha t90
T79 code marking
|
T3001
Abstract: t606 PE-65968
Text: T3/DS3/E3/STS-1 TRANSFORMERS Eight Transformers Designed for T3, DS3, E3 and STS-1 Interface Eight transformers in a surface mount package Models matched to leading transceiver ICs Return loss meets requirements of G.703 Recognized by UL1950 Isolation voltage: 1500 Vrms
|
Original
|
PDF
|
UL1950
T3048
T3049
TX3047*
T3001
t606
PE-65968
|
850C
Abstract: GR-253 GR-499-CORE TBR24 XRT71D00 XRT71D00IQ 58438 31314
Text: XRT71D00 E3/DS3/STS-1 JITTER ATTENUATOR,STS-1 TO DS3 DESYNCHRONIZER JULY 2000 REV. 1.01 GENERAL DESCRIPTION The XRT71D00 is a single channel, single chip Jitter Attenuator, that meets the Jitter requirements specified in the ETSI TBR-24, Bellcore GR-499 and GR253 standards.
|
Original
|
PDF
|
XRT71D00
XRT71D00
TBR-24,
GR-499
GR253
GR-253
TBR24
850C
GR-499-CORE
TBR24
XRT71D00IQ
58438
31314
|
|
|
T3001
Abstract: T3020 T3020T TX3025 TX3026 PE-65 PE-65966
Text: T3/DS3/E3/STS-1 TRANSFORMERS Dual SMT, Extended Temperature Range Dual SMT package contains both transmit and receive transformers Operating temperature of -40°C to +85°C Models matched to leading transceiver ICs Return loss meets requirements of G.703 1500 Vrms isolation per UL1459 and UL1950
|
Original
|
PDF
|
UL1459
UL1950
T3020
TX302X:
T3001
T3020
T3020T
TX3025
TX3026
PE-65
PE-65966
|
dmo 465
Abstract: iC 458 datasheet relay NAIS 5v 5 pin M25-A dmo 365 dmo 365 r NAIS 210 RELAY NAIS Relay 5v DS3-M13 XRT72L56
Text: áç XRT72L56 PRELIMINARY SIX CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER JANUARY 2001 REV. P1.1.2 GENERAL DESCRIPTION The Microprocessor Interface is used to configure the Framer in different operating modes and monitor the performance of the Framer. The XRT72L56, 6 Channel DS3/E3 Framer is designed to accept “User Data” from the Terminal
|
Original
|
PDF
|
XRT72L56
XRT72L56,
XRT72L56
dmo 465
iC 458
datasheet relay NAIS 5v 5 pin
M25-A
dmo 365
dmo 365 r
NAIS 210 RELAY
NAIS Relay 5v
DS3-M13
|
role of microprocessor
Abstract: DS3 multiplex demultiplex 850C CR21 GR-499-CORE TBR24 XRT71D00 XRT7300 E3 multiplex demultiplex
Text: áç XRT71D00 PRELIMINARY DS3/E3 JITTER ATTENUATOR IC FEBRUARY 2000 REV. P1.0.0 GENERAL DESCRIPTION • Selectable buffer size of 16 and 32 bits The XRT71D00 is a single chip IC which accepts “jittery” clock and data signals from a LIU, internally reduces and smooths the clock and data jitter, then ouputs the smoothed data to the Terminal Equipment.
|
Original
|
PDF
|
XRT71D00
XRT71D00
TBR24
34Mbit/s
role of microprocessor
DS3 multiplex demultiplex
850C
CR21
GR-499-CORE
XRT7300
E3 multiplex demultiplex
|
Untitled
Abstract: No abstract text available
Text: DATA SHEET Communications XRT73L03A Three Channel E3/DS3/STS-1 Line Interface Unit Features • Clock-recovery and data re-timing • Optional receive line equalizer • Transmit pulse-compliant with ITU-T • Frequency lock detector • Meets E3/DS3/STS-1 jitter tolerance requirements
|
Original
|
PDF
|
XRT73L03A
XRT73L03
|
dmo 365 r
Abstract: dmo 365 dmo 465 datasheet relay NAIS 5v 5 pin marx and generator NAIS 210 RELAY NAIS Relay 5v DS3-M13 XRT72L52 XRT72L52IQ
Text: XRT72L52 TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER OCTOBER 2006 REV. 1.0.3 GENERAL DESCRIPTION The XRT72L52, Two Channel DS3/E3 Framer IC is designed to accept user data from the Terminal Equipment and insert this data into the payload bitfields within an outbound DS3/E3 Data Stream.
|
Original
|
PDF
|
XRT72L52
XRT72L52,
XRT72L52
DS3-M13,
dmo 365 r
dmo 365
dmo 465
datasheet relay NAIS 5v 5 pin
marx and generator
NAIS 210 RELAY
NAIS Relay 5v
DS3-M13
XRT72L52IQ
|
NAIS 210 RELAY
Abstract: ic 393 k 4213 0X13 DS3-M13 XRT72L52
Text: áç XRT72L52 PRELIMINARY TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER JANUARY 2001 REV. P1.1.2 GENERAL DESCRIPTION The XRT72L52, 2 Channel DS3/E3 Framer IC is designed to accept “User Data” from the Terminal Equipment and insert this data into the “payload” bitfields within an “outbound” DS3/E3 Data Stream. Further, the Framer IC is also designed to receive an “inbound” DS3/E3 Data Stream from the Remote Terminal Equipment and extract out the “User Data”.
|
Original
|
PDF
|
XRT72L52
XRT72L52,
XRT72L52
DS3-M13,
NAIS 210 RELAY
ic 393
k 4213
0X13
DS3-M13
|
Untitled
Abstract: No abstract text available
Text: I ABOUT EXAR I PRODUCTS I INDEX I SALES INFORMATION I INFORMATION REQUEST I SEARCH I HELP I DS3/E3 Product Selector Guide DS3/E3 Products DS3/E3 Line Interfaces Part No. #of Channels Data Rates Clock Recovery Temp Range Operating Power Supply Max Current Package s
|
Original
|
PDF
|
111mA
106mA
133mA
XRT7295
XRT7295E
XRT7296
XRT7298
XRT7300
XRT73L00
|
Untitled
Abstract: No abstract text available
Text: áç XRT72L50 PRELIMINARY SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER JANUARY 2001 REV. P1.1.3 GENERAL DESCRIPTION The XRT72L50, single Channel DS3/E3 Framer IC is designed to accept “User Data” from the Terminal Equipment and insert this data into the “payload” bitfields within an “outbound” DS3/E3 Data Stream. Further, the Framer IC is also designed to receive an “inbound” DS3/E3 Data Stream from the Remote Terminal Equipment and extract out the “User Data”.
|
Original
|
PDF
|
XRT72L50
XRT72L50,
XRT72L50
DS3-M13,
|
Rx1302
Abstract: r4363 dmo 265
Text: áç XRT72L50 PRELIMINARY SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER JANUARY 2001 REV. P1.1.2 GENERAL DESCRIPTION The XRT72L50, single Channel DS3/E3 Framer IC is designed to accept “User Data” from the Terminal Equipment and insert this data into the “payload” bitfields within an “outbound” DS3/E3 Data Stream. Further, the Framer IC is also designed to receive an “inbound” DS3/E3 Data Stream from the Remote Terminal Equipment and extract out the “User Data”.
|
Original
|
PDF
|
XRT72L50
XRT72L50,
XRT72L50
DS3-M13,
Rx1302
r4363
dmo 265
|
OM02 optical
Abstract: om02 pe-68629 GR-253-CORE GR-499-CORE XRT7302 T-25W
Text: nsr EX4R XRT7302 2 CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT NOVEMBER 1999 REV. 1.0.2 GENERAL DESCRIPTION APPLICATIONS The XRT7302 Dual Channel E3/DS3/STS-1 Trans ceiver IC consists of two fully integrated transmitter and receiver line transceiver blocks that are designed
|
OCR Scan
|
PDF
|
XRT7302
XRT7302
OM02 optical
om02
pe-68629
GR-253-CORE
GR-499-CORE
T-25W
|
