Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    VITERBI DECODER Search Results

    VITERBI DECODER Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74HC4051FT Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, SP8T(1:8)/Analog Multiplexer, TSSOP16B, -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation
    HC9P55564-5 Rochester Electronics LLC CVSD Codec, CVSD, 1-Func, PDSO16, Visit Rochester Electronics LLC Buy
    HC1-55564-9 Rochester Electronics LLC CVSD Codec, CVSD, 1-Func, CDIP14, Visit Rochester Electronics LLC Buy
    HC9P55564-9 Rochester Electronics LLC CVSD Codec, CVSD, 1-Func, PDSO16, SOP-16 Visit Rochester Electronics LLC Buy
    TLC32044IFK Rochester Electronics LLC PCM Codec, 1-Func, CMOS, CQCC28, CC-28 Visit Rochester Electronics LLC Buy

    VITERBI DECODER Datasheets (2)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    Viterbi Decoder Lattice Semiconductor Viterbi Decoder Data Sheet Original PDF
    Viterbi Decoders Altera Viterbi Decoders White Paper Original PDF

    VITERBI DECODER Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Viterbi Trellis Decoder

    Abstract: Viterbi Decoder branch metric viterbi algorithm Convolutional LFX1200B polynomials parallel viterbi convolution viterbi viterbi convolution
    Text: Viterbi Decoder March 2003 IP Data Sheet Features General Description • Parameterizable Viterbi decoder Viterbi decoding is an efficient algorithm for decoding convolutionally encoded sequences. In the Viterbi Decoder, the convolutional code sequences that have been corrupted by channel noise are decoded back to their original


    Original     		PDF LFX1200B, FE680, Viterbi Trellis Decoder Viterbi Decoder branch metric viterbi algorithm Convolutional LFX1200B polynomials parallel viterbi convolution viterbi viterbi convolution

    GSM Viterbi

    Abstract: Viterbi Decoder Trellis branch metric Convolutional trellis 5/6 decoder viterbi Viterbi Trellis Decoder SC140 SP10
    Text: How to Implement a Viterbi Decoder on the StarCore SC140 Application Note Abstract The application note describes how to implement an efficient Viterbi decoder on the StarCore SC140. It begins with an overview of convolutional encoding and Viterbi decoding. The overview is followed by a description of the StarCore


    Original     		PDF SC140 SC140. SC140 GSM Viterbi Viterbi Decoder Trellis branch metric Convolutional trellis 5/6 decoder viterbi Viterbi Trellis Decoder SP10

    Viterbi Decoder

    Abstract: viterbi introduction to viterbi decoder
    Text: Viterbi Compiler Errata Sheet June 2005, Compiler Version 4.2.2 Introduction This document addresses known errata and documentation changes for version 4.2.2 of the Viterbi Compiler. Errata are design functional defects or errors. Errata may cause the Viterbi Compiler to deviate from published specifications.


    Original     		PDF

    XCV5LX50

    Abstract: branch metric parallel viterbi convolution Convolutional Encoding Viterbi Decoding Using DSP
    Text: Viterbi Decoder v6.1 DS247 May 17, 2006 Product Specification Introduction The Viterbi Decoder is used in many Forward Error Correction FEC applications and in systems where data are transmitted and subject to errors before reception. The Viterbi Decoder is compatible with many


    Original     		PDF DS247 IESS-308/309. XCV5LX50 branch metric parallel viterbi convolution Convolutional Encoding Viterbi Decoding Using DSP

    Trellis

    Abstract: viterbi IESS-308/309 Viterbi Trellis Decoder viterbi decoder for tcm decoders viterbi convolution express card DVB IESS-308/309 XAPP551 XC3S100E
    Text: Viterbi Decoder v6.2 DS247 October 10, 2007 Product Specification Introduction The Viterbi Decoder is used in many Forward Error Correction FEC applications and in systems where data are transmitted and subject to errors before reception. The Viterbi Decoder is compatible with many


    Original     		PDF DS247 IESS-308/309. Trellis viterbi IESS-308/309 Viterbi Trellis Decoder viterbi decoder for tcm decoders viterbi convolution express card DVB IESS-308/309 XAPP551 XC3S100E

    Viterbi Trellis Decoder

    Abstract: IESS-308/309 phase noise 5VLX30 IESS-308/309 viterbi IESS-308/309 FPGA Virtex-6 LXT 6VLX75T viterbi convolution spartan-6fpgas Viterbi Decoder
    Text: Viterbi Decoder v7.0 DS247 June 24, 2009 Product Specification Introduction The Viterbi Decoder is used in many Forward Error Correction FEC applications and in systems where data are transmitted and subject to errors before reception. The Viterbi Decoder is compatible with many


    Original     		PDF DS247 IESS-308/309. Viterbi Trellis Decoder IESS-308/309 phase noise 5VLX30 IESS-308/309 viterbi IESS-308/309 FPGA Virtex-6 LXT 6VLX75T viterbi convolution spartan-6fpgas Viterbi Decoder

    Viterbi Decoder

    Abstract: vhdl code for viterbi decoder
    Text: Viterbi Compiler Errata Sheet December 2006, Compiler Version 7.0 This document addresses known errata and documentation issues for the Viterbi Compiler version 7.0. Errata are functional defects or errors, which may cause the Viterbi Compiler to deviate from published


    Original     		PDF

    matched filter matlab codes

    Abstract: matched filter hdl codes branch metric Viterbi Decoder viterbi matlab
    Text: Viterbi Compiler MegaCore Function June 2001 User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-VITERBI-2.1 Viterbi Compiler MegaCore Function User Guide Altera, ACEX, APEX, APEX 20K, FLEX, FLEX 10KE, MAX+PLUS II, MegaCore, MegaWizard, OpenCore, Quartus, and Quartus II


    Original     		PDF

    Viterbi Trellis Decoder

    Abstract: No abstract text available
    Text: Viterbi Compiler Errata Sheet February 2006, Compiler Version 4.3.0 This document addresses known errata and documentation issues for the Viterbi Compiler version 4.3.0. Errata are functional defects or errors, which may cause the Viterbi Compiler to deviate from published


    Original     		PDF

    Viterbi Decoder

    Abstract: No abstract text available
    Text: Viterbi Compiler Errata Sheet December 2006, Compiler Version 6.1 This document addresses known errata and documentation issues for the Viterbi Compiler version 6.1. Errata are functional defects or errors, which may cause the Viterbi Compiler to deviate from published


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: Viterbi Compiler Errata Sheet October 2006, Compiler Version 4.4.0 This document addresses known errata and documentation issues for the Viterbi Compiler version 4.4.0. Errata are functional defects or errors, which may cause the Viterbi Compiler to deviate from published


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: ispLever CORE TM Viterbi Decoder User’s Guide October 2005 ipug04_02.0 Lattice Semiconductor Viterbi Decoder User’s Guide Introduction Lattice’s Viterbi Decoder core is a parameterizable core for decoding different combinations of convolutionally encoded sequences. The decoder core supports various code rates, constraint lengths and generator polynomials.


    Original     		PDF ipug04 LFX1200B, FE680,

    decoding of return to zero format

    Abstract: TMS320TCI648x TMS320C6416 viterbi cdma2000 9C48
    Text: Application Report SPRAAG4 – November 2006 TMS320TCI648x VCP2 Channel Density Brighton Feng . ABSTRACT Viterbi decoder lies at the heart of all of the wireless standards. Viterbi coprocessors


    Original     		PDF TMS320TCI648x decoding of return to zero format TMS320C6416 viterbi cdma2000 9C48

    viterbi

    Abstract: Viterbi Decoder
    Text: Viterbi Compiler Errata Sheet April 2005, Compiler Version 4.2.1 Introduction This document addresses known errata and documentation changes for version 4.2.1 of the Viterbi Compiler. Errata are design functional defects or errors. Errata may cause the Viterbi Compiler to deviate from published specifications.


    Original     		PDF

    verilog code for TCM decoder

    Abstract: vhdl code for modulation Viterbi Decoder
    Text: Viterbi Compiler v4.1.0 Errata Sheet October 2004, ver. 1.0 Introduction This document addresses known errata and documentation changes for version 4.1.0 of the Viterbi Compiler. Errata are design functional defects or errors. Errata may cause the Viterbi Compiler to deviate from published specifications.


    Original     		PDF

    Puncturing vhdl

    Abstract: verilog code for BPSK matched filter hdl codes binary multiplier gf Vhdl code Convolutional Puncturing Pattern convolutional viterbi viterbi algorithm tcl script ModelSim
    Text: Viterbi Compiler MegaCore Function November 2001 User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-VITERBI-3.0 Viterbi Compiler MegaCore Function User Guide Copyright  2001 Altera Corporation. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all


    Original     		PDF 00e-01 00e-02 00e-03 00e-04 00e-05 00e-06 00e-07 Puncturing vhdl verilog code for BPSK matched filter hdl codes binary multiplier gf Vhdl code Convolutional Puncturing Pattern convolutional viterbi viterbi algorithm tcl script ModelSim

    low frequency bpsk modulator ic

    Abstract: G110 g21 Transistor STEL-2060C BPSK DEMODULATORS G21P2
    Text: STEL-2060C/CR Data Sheet STEL-2060C/CR 45 Mbps Viterbi Decoder R FUNCTIONAL DESCRIPTION FEATURES • 45 Mbps Operating Rate ■ Constraint Length K = 7 G1 = 1718 Convolutional encoding and Viterbi decoding are used to provide forward error correction FEC which improves


    Original     		PDF STEL-2060C/CR STEL-2060C low frequency bpsk modulator ic G110 g21 Transistor BPSK DEMODULATORS G21P2

    16-PSK

    Abstract: 16PSK viterbi decoder for tcm decoders branch metric XOR 7486 CS3410 64 tcm trellis differential encoder for psk Convolutional Encoder viterbi IESS-308/309
    Text: CS3410 TM High Speed Viterbi/TCM Decoder Virtual Components for the Converging World The CS3410 Viterbi/TCM Decoder is a high performance implementation suitable for a range of Forward Error Correction applications. This highly integrated Application Specific Virtual Component ASVC can be used in


    Original     		PDF CS3410 CS3410 De256 DS3410-a 16-PSK 16PSK viterbi decoder for tcm decoders branch metric XOR 7486 64 tcm trellis differential encoder for psk Convolutional Encoder viterbi IESS-308/309

    branch metric

    Abstract: Viterbi Decoder viterbi algorithm branch metric report trellis 5/6 decoder Viterbi Trellis Decoder texas DSP56300 DSP56600 IS-136 Convolutional decoder
    Text: Implementing Viterbi Decoders Using the VSL Instruction on DSP Families DSP56300 and DSP56600 by Dana Taipale This application report describes how to generate, from a set of convolutional code polynomials, the assembly code needed for implementation of a Viterbi decoder.


    Original     		PDF DSP56300 DSP56600 APR40/D branch metric Viterbi Decoder viterbi algorithm branch metric report trellis 5/6 decoder Viterbi Trellis Decoder texas DSP56600 IS-136 Convolutional decoder

    how to make satellite decoder circuit

    Abstract: block diagram satellite transponder Viterbi Decoder satellite decoder circuit diagram dvb circuit diagram viterbi decoder soft bit 128QFP Transponder motorola 128-QFP MC92300
    Text: MOTOROLA Current [email protected]/ADC SEMICONDUCTOR TECHNICAL DATA MC92300 Product Preview VITERBI Decoder for Digital TV DTVVIT This product preview describes a high performance device, a Viterbi Decoder, for Digital-TV applications according to the EBU defined DVB transmission standard for


    Original     		PDF MC92300 50MBits/s how to make satellite decoder circuit block diagram satellite transponder Viterbi Decoder satellite decoder circuit diagram dvb circuit diagram viterbi decoder soft bit 128QFP Transponder motorola 128-QFP MC92300

    Q1900

    Abstract: No abstract text available
    Text: Q1900 VITERBI/TRELLIS DECODER FEATURES • Viterbi Mode Rates V3 , V2 , 3/ a and 7M • Data Rates up to 30 Mbps for Viterbi Mode and • Trellis Mode Rates 2/3 and 3/4 • Full Duplex Encode and Decode in Both Viterbi and Trellis Modes • Large Coding Gains at Eb/No of 10 5


    OCR Scan     		PDF Q1900 16-PSK) 84-pin Q1900

    Untitled

    Abstract: No abstract text available
    Text: Q1650 k -7 MULTI-CODE RATE VITERBI DECODER 2.5,20, 25 Mbps Data Rates Technical Data Sheet Q1650 Viterbi Decoder 2 Other QUALCOMM VLSI Products • Viterbi Decoders - 256 Kbps to 25 Mbps Maximum Data Rates • Direct Digital Synthesizers DDS •1.6 GHz Phase Locked Loop Frequency Synthesizers


    OCR Scan     		PDF Q1650 Q1650 DL90-1650

    Q1650C1N

    Abstract: Qualcomm LTE system diagram scrambler v.35 algorithm Q1650C-3N Qualcomm application note Viterbi oqpsk vsat qualcomm IQ diagram qualcomm qualcomm IQ demodulator block diagram of qualcomm lte
    Text: Q u a lco m m Q1650 k=7 MULTI-CODE RATE VITERBI DECODER 2.5, 10, 25 Mbps Data Rates Technical Data Sheet Q l 650 Viterbi Decoder 2 Other QUALCOMM VLSI Products • Viterbi Decoders - 256 Kbps to 25 Mbps Maximum Data Rates • Pragmatic Trellis Modulation Codecs


    OCR Scan     		PDF Q1650 DL90-1650 Q1650C1N Qualcomm LTE system diagram scrambler v.35 algorithm Q1650C-3N Qualcomm application note Viterbi oqpsk vsat qualcomm IQ diagram qualcomm qualcomm IQ demodulator block diagram of qualcomm lte

    Stanford Telecom

    Abstract: No abstract text available
    Text: STEL-2048 Data Sheet STEL-2048/CM 2.048 Mbps Viterbi Decoder STANFORD TELECOM* 6505242 DQDEbfib TSE • FEATURES FUNCTIONAL DESCRIPTION H 2.048 Mbps Maximum Operating Rate Convolutional encoding and Viterbi decoding are used to provide forward error correction FEC which improves


    OCR Scan     		PDF STEL-2048 STEL-2048/CM 84-pin STEL-2048/CM 00DE7DE STEL-2048/C Stanford Telecom