ba1s
Abstract: No abstract text available
Text: IS43LR32400E Advanced Information 1M x 32Bits x 4Banks Mobile DDR SDRAM Description The IS43LR32400E is 134,217,728 bits CMOS Mobile Double Data Rate Synchronous DRAM organized as 4 banks of 1,048,576 words x 32 bits. This product uses a double-data-rate architecture to achieve high-speed operation. The address lines are multiplexed with the Data
|
Original
|
PDF
|
IS43LR32400E
32Bits
IS43LR32400E
Figure38
90Ball
-25oC
4Mx32
IS43LR32400E-6BLE
ba1s
|
Untitled
Abstract: No abstract text available
Text: MC9S12ZVHY-Family Reference Manual HCS12 Microcontrollers MC9S12ZVHYRMV1 Rev. 1.00 09/2013 freescale.com To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information
|
Original
|
PDF
|
MC9S12ZVHY-Family
HCS12
MC9S12ZVHYRMV1
S12ZCPU
|
IS43LR16640A
Abstract: IS43LR16640A-5BLI IS43LR16640A-6BLI IS46LR16640A-5BLA1 IS43LR16640A-6BL
Text: IS43/46LR16640A Advanced Information 16M x 16Bits x 4Banks Mobile DDR SDRAM Description The IS43/46LR16640A is 1,073,741,824 bits CMOS Mobile Double Data Rate Synchronous DRAM organized as 4 banks of 16,777,216 words x 16 bits. This product uses a double-data-rate architecture to achieve high-speed operation. The Data Input/ Output signals are transmitted
|
Original
|
PDF
|
IS43/46LR16640A
16Bits
IS43/46LR16640A
16-bit
-40oC
64Mx16
IS43LR16640A-5BLI
IS43LR16640A-6BLI
60-ball
IS43LR16640A
IS46LR16640A-5BLA1
IS43LR16640A-6BL
|
TFBGA141-P-0909-0
Abstract: E80F PCST40 EJTAG 1.53 204SFC F266 TMP19A23FYXBG
Text: 32-Bit TX System RISC TX19 Family TMP19A23FYXBG/FG Rev1.2 March 10, 2008 TMP19A23 32-bit RISC RISC Microprocessor - TX19 Family TMP19A23FYFG/XBG 1. Overview and Features The TX19 family is a high-performance 32-bit RISC processor series that TOSHIBA originally
|
Original
|
PDF
|
32-Bit
TMP19A23FYXBG/FG
TMP19A23
TMP19A23FYFG/XBG
MIPS16TMASE
TMP19A23
TX19A
TFBGA141-P-0909-0
E80F
PCST40
EJTAG 1.53
204SFC
F266
TMP19A23FYXBG
|
5m48h
Abstract: S12XEP100 MC9S12XEP7682 xnor* Freescale S12XEP100 hcs12 moda modb xgate 5m48h 2M53 S12XES384 3M25J 9S12XEG128 MC9S12XEQ512 XEG128
Text: HCS12X Microcontrollers MC9S12XEP100RMV1 Rev. 1.19 12/2008 freescale.com Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010: S12XE products in 208 MAPBGA packages
|
Original
|
PDF
|
HCS12X
MC9S12XEP100RMV1
S12XE
MC9S12XEP100
MC9S12XE
S12XE-Family
5m48h
S12XEP100
MC9S12XEP7682
xnor* Freescale S12XEP100 hcs12 moda modb xgate 5m48h
2M53
S12XES384
3M25J
9S12XEG128
MC9S12XEQ512
XEG128
|
uart 16c850
Abstract: 16C550 XR16L784 XR16L784CV XR16L784IV
Text: XR16L784 xr HIGH PERFORMANCE 2.97V TO 5.5V QUAD UART OCTOBER 2005 REV. 1.2.2 GENERAL DESCRIPTION FEATURES The XR16L7841 784 is a quad Universal Asynchronous Receiver and Transmitter (UART). The device is designed for high bandwidth requirement in communication systems. The global interrupt source
|
Original
|
PDF
|
XR16L784
XR16L7841
16C550
64-LQFP
uart 16c850
XR16L784
XR16L784CV
XR16L784IV
|
16L78
Abstract: RS-485-Transceiver rts cts
Text: áç XR16L784 PRELIMINARY HIGH PERFORMANCE 5V AND 3.3V QUAD UART APRIL 2001 REV. P1.0.0 GENERAL DESCRIPTION The XR16L7841 784 is a quad Universal Asynchronous Receiver and Transmitter (UART). The device is designed for high bandwidth requirement in communication systems. The global interrupt source register
|
Original
|
PDF
|
XR16L784
XR16L7841
16C550
16L78
RS-485-Transceiver rts cts
|
SP-E 20/6
Abstract: sp-e 20-6 TRANSISTOR BC 187 uart 19200 ise one stop bit PLSP0020JB-A
Text: REJ09B0169-0210 16 R8C/16 Group, R8C/17 Group Hardware Manual RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / R8C/Tiny SERIES All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by
|
Original
|
PDF
|
REJ09B0169-0210
R8C/16
R8C/17
16-BIT
SP-E 20/6
sp-e 20-6
TRANSISTOR BC 187
uart 19200 ise one stop bit
PLSP0020JB-A
|
R8C-13
Abstract: R5F21133DFP R5F2113 R5F21134DFP
Text: REJ09B0111-0120 R8C/13 Group 16 Hardware Manual RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY/R8C/Tiny SERIES All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by
|
Original
|
PDF
|
REJ09B0111-0120
R8C/13
16-BIT
M3A-0806)
R8C/13Group
R8C-13
R5F21133DFP
R5F2113
R5F21134DFP
|
46LR32640A
Abstract: Mobile DDR SDRAM
Text: IS43/46LR32640A 16M x 32Bits x 4Banks Mobile DDR SDRAM Description The IS43/46LR32640A is 2,147,483,648 bits CMOS Mobile Double Data Rate Synchronous DRAM organized as 4 banks of 33,554,432 words x 32 bits. This product uses a double-data-rate architecture to achieve high-speed operation. The Data Input/ Output signals are transmitted
|
Original
|
PDF
|
IS43/46LR32640A
32Bits
IS43/46LR32640A
32-bit
IS43LR32640A-6BLI
90-ball
-40oC
64Mx32
IS46LR32640A-5BLA1
46LR32640A
Mobile DDR SDRAM
|
MC9S12XHY128
Abstract: MC9S12XHY256 0M23Y 9S12XHY256 9s12hy64 dps 161 psu MC9S12XHY LCD40F4BV2 bosch can 2.0A S12XHY256
Text: MC9S12XHY256 Reference Manual Covers MC9S12XHY Family Data Sheet: Advance Information This document contains information on a new product. Specifications and information here in are subject to change without notice. S12 Microcontrollers MC9S12XHY256RMV1 Rev. 0.12
|
Original
|
PDF
|
MC9S12XHY256
MC9S12XHY
MC9S12XHY256RMV1
MC9S12XHY128
MC9S12XHY256
0M23Y
9S12XHY256
9s12hy64
dps 161 psu
LCD40F4BV2
bosch can 2.0A
S12XHY256
|
Untitled
Abstract: No abstract text available
Text: DUAL CHANNEL T1/E1/J1 LONG HAUL/ SHORT HAUL LINE INTERFACE UNIT IDT82V2082 FEATURES: • • • • • • • - Dual channel T1/E1/J1 long haul/short haul line interfaces Supports HPS Hitless Protection Switching for 1+1 protection without external relays
|
Original
|
PDF
|
IDT82V2082
772KHz
TBR12/13
82V2082
|
MT9076
Abstract: 7ga6
Text: MT9076 T1/E1/J1 3.3V Single Chip Transceiver Preliminary Information Features • The MT9076 is a highly featured single chip solution for terminating T1/E1/J1 trunks. It contains a longhaul LIU, an advanced framer, a high performance PLL, and 3 HDLCs. In T1 mode, the MT9076 supports D4, ESF and
|
Original
|
PDF
|
MT9076
MT9076
SLC-96
PUB43801,
TR-62411;
GR-303-CORE.
7ga6
|
sc 6038 ic 8 pins
Abstract: circuit inter CV 203 CHN 612 diode CHN 703 sc 6038 EP05Q03L IDT82V2058 QFP144 TQFP144 ic 6038 ic 8 pins
Text: OCTAL E1 SHORT HAUL LINE INTERFACE UNIT FEATURES ♦ ♦ ♦ ♦ ♦ ♦ ♦ Fully integrated octal E1 short haul line interface which supports 120Ω E1 twisted pair and 75Ω E1 coaxial applications Selectable single rail or dual rail mode and AMI or HDB3
|
Original
|
PDF
|
CTR12/13,
IDT82V2058
sc 6038 ic 8 pins
circuit inter CV 203
CHN 612 diode
CHN 703
sc 6038
EP05Q03L
IDT82V2058
QFP144
TQFP144
ic 6038 ic 8 pins
|
|
|
Untitled
Abstract: No abstract text available
Text: K4Y50164UC K4Y50084UC K4Y50044UC K4Y50024UC XDRTM DRAM TM 512Mbit XDR DRAM C-die Revision 1.0 December 2005 INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE,
|
Original
|
PDF
|
K4Y50164UC
K4Y50084UC
K4Y50044UC
K4Y50024UC
512Mbit
|
IST13
Abstract: No abstract text available
Text: CR16MNS5, CR16MFS5, and CR16MPS5 are Obsolete Devices CR16MES5,CR16MES9,CR16MFS5,CR16MFS9, CR16MHS5,CR16MHS9,CR16MNS5,CR16MNS9, CR16MPS5,CR16MUS5,CR16MUS9 6MPS5/CR16MUS5/CR16MUS9 Family of CompactRISC 16-Bit Microcontrollers
|
Original
|
PDF
|
CR16MNS5,
CR16MFS5,
CR16MPS5
CR16MES5
CR16MES9
CR16MFS5
CR16MFS9,
CR16MHS5
CR16MHS9
CR16MNS5
IST13
|
Untitled
Abstract: No abstract text available
Text: MC9S12XHZ512 Data Sheet Covers MC9S12XHZ384, MC9S12XHZ256 HCS12X Microcontrollers MC9S12XHZ512 Rev. 1.06 10/2010 freescale.com To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information
|
Original
|
PDF
|
MC9S12XHZ512
MC9S12XHZ384,
MC9S12XHZ256
HCS12X
CPU12XV2
CPU12/CPU12X
|
Untitled
Abstract: No abstract text available
Text: MC9S12XHY256 Reference Manual Covers MC9S12XHY Family Data Sheet: Advance Information This document contains information on a new product. Specifications and information here in are subject to change without notice. S12 Microcontrollers MC9S12XHY256RMV1 Rev. 1.01
|
Original
|
PDF
|
MC9S12XHY256
MC9S12XHY
MC9S12XHY256RMV1
|
46LR16640A
Abstract: Mobile DDR SDRAM
Text: IS43/46LR16640A Advanced Information 16M x 16Bits x 4Banks Mobile DDR SDRAM Description The IS43/46LR16640A is 1,073,741,824 bits CMOS Mobile Double Data Rate Synchronous DRAM organized as 4 banks of 16,777,216 words x 16 bits. This product uses a double-data-rate architecture to achieve high-speed operation. The Data Input/ Output signals are transmitted
|
Original
|
PDF
|
IS43/46LR16640A
16Bits
IS43/46LR16640A
16-bit
IS43LR16640A-5BL
IS43LR16640A-6BL
60-ball
-40oC
64Mx16
46LR16640A
Mobile DDR SDRAM
|
46LR32640A
Abstract: Mobile DDR SDRAM IS43LR32640A-5BLI IS46LR32640A-5BLA1 64Mx32 Mobile DDR SDRAM IS43LR32640A
Text: IS43/46LR32640A Advanced Information 16M x 32Bits x 4Banks Mobile DDR SDRAM Description The IS43/46LR32640A is 2,147,483,648 bits CMOS Mobile Double Data Rate Synchronous DRAM organized as 4 banks of 33,554,432 words x 32 bits. This product uses a double-data-rate architecture to achieve high-speed operation. The Data Input/ Output signals are transmitted
|
Original
|
PDF
|
IS43/46LR32640A
32Bits
IS43/46LR32640A
32-bit
IS43LR32640A-5BL
IS43LR32640A-6BL
90-ball
-40oC
64Mx32
46LR32640A
Mobile DDR SDRAM
IS43LR32640A-5BLI
IS46LR32640A-5BLA1
64Mx32 Mobile DDR SDRAM
IS43LR32640A
|
46LR16320C
Abstract: Mobile DDR SDRAM
Text: IS43/46LR16320C Preliminary Information 8M x 16Bits x 4Banks Mobile DDR SDRAM Description The IS43/46LR16320C is 536,870,912 bits CMOS Mobile Double Data Rate Synchronous DRAM organized as 4 banks of 8,388,608 words x 16 bits. This product uses a double-data-rate architecture to achieve high-speed operation. The Data Input/ Output signals are transmitted
|
Original
|
PDF
|
IS43/46LR16320C
16Bits
IS43/46LR16320C
16-bit
-40oC
32Mx16
IS43LR16320C-5BLI
IS43LR16320C-6BLI
60-ball
46LR16320C
Mobile DDR SDRAM
|
446H
Abstract: 451H RDN11 GR-253-CORE GR-499-CORE IDT82P2821 640-Pin
Text: 21 +1 Channel High-Density T1/E1/J1 Line Interface Unit IDT82P2821 Version 3 February 6, 2009 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: 1-800-345-7015 or 408-284-8200• TWX: 910-338-2070 • FAX: 408-284-2775 Printed in U.S.A.
|
Original
|
PDF
|
IDT82P2821
640-pin
BH640)
BHG640)
82P2821
446H
451H
RDN11
GR-253-CORE
GR-499-CORE
IDT82P2821
|
BF484
Abstract: IDT82P20516 transformer e19 GR-253-CORE GR-499-CORE 82P20516 chn 347
Text: 16-Channel Short Haul E1 Line Interface Unit IDT82P20516 Version December 17, 2009 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: 1-800-345-7015 or 408-284-8200• TWX: 910-338-2070 • FAX: 408-284-2775 Printed in U.S.A. 2009 Integrated Device Technology, Inc.
|
Original
|
PDF
|
16-Channel
IDT82P20516
484-pin
BF484)
BFG484)
82P20516
82P20516D
BF484
IDT82P20516
transformer e19
GR-253-CORE
GR-499-CORE
82P20516
chn 347
|
6010B
Abstract: No abstract text available
Text: IBS IP 400 ME-MLR R-8A DI4F Module Electronics of an Electromechanical Reversing-Load Motor Starter With Electronic Motor Protection Data Sheet 6010B January 2002 Product Description Application The reversing-load motor starter with electronic motor protection switches three-phase asynchronous motors via the INTERBUS network.
|
Original
|
PDF
|
6010B
6010B
|
