CY7C277
Abstract: CY7C277-30JC CY7C277-30PC
Text: 77 CY7C277 32K x 8 Reprogrammable Registered PROM Features • Programmable address latch enable input • Programmable synchronous or asynchronous output enable • On-chip edge-triggered output registers • EPROM technology, 100% programmable • Slim 300-mil, 28-pin plastic or hermetic DIP
|
Original
|
CY7C277
300-mil,
28-pin
30-ns
15-ns
CY7C277
CY7C277-30JC
CY7C277-30PC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 77 CY7C277 32K x 8 Reprogrammable Registered PROM Features • Programmable address latch enable input • Programmable synchronous or asynchronous output enable • On-chip edge-triggered output registers • EPROM technology, 100% programmable • Slim 300-mil, 28-pin plastic or hermetic DIP
|
Original
|
CY7C277
300-mil,
28-pin
30-ns
15-ns
CY7C277
|
PDF
|
CY7C277
Abstract: CY7C277-30WC CY7C277-40WMB A14A0
Text: 1CY7C277 CY7C277 32K x 8 Reprogrammable Registered PROM Features • Programmable address latch enable input • Programmable synchronous or asynchronous output enable • On-chip edge-triggered output registers • EPROM technology, 100% programmable • Slim 300-mil, 28-pin plastic or hermetic DIP
|
Original
|
1CY7C277
CY7C277
300-mil,
28-pin
30-ns
15-ns
CY7C277
CY7C277-30WC
CY7C277-40WMB
A14A0
|
PDF
|
CY7C277
Abstract: CY7C277-30WC CY7C277-40WMB
Text: 1CY7C277 CY7C277 32K x 8 Reprogrammable Registered PROM Features • Programmable address latch enable input • Programmable synchronous or asynchronous output enable • On-chip edge-triggered output registers • EPROM technology, 100% programmable • Slim 300-mil, 28-pin plastic or hermetic DIP
|
Original
|
1CY7C277
CY7C277
300-mil,
28-pin
30-ns
15-ns
CY7C277
CY7C277-30WC
CY7C277-40WMB
|
PDF
|
C2877
Abstract: c2874 7C28 c2872 C2879 CY7C287 7C287-65 CY7C287-55WMB
Text: 1CY 7C28 7 CY7C287 64K x 8 Reprogrammable Registered PROM Features put enable that can be programmed to be synchronous ES or asynchronous (E). It is available in a 28-pin, 300-mil package. The address set-up time is 45 ns and the time from clock HIGH to output valid is 15 ns.
|
Original
|
CY7C287
28-pin,
300-mil
CY7C287
C2877
c2874
7C28
c2872
C2879
7C287-65
CY7C287-55WMB
|
PDF
|
DPRAM
Abstract: XCV600E IMA-32 XC4085XLA
Text: IMA-32 Inverse Multiplexer for ATM November 15, 1999 Product Specification AllianceCORE Facts Core Specifics 4000XLA 4085XLA09BG352C CLBs/CLB Slices 3136 Clock IOBs 3 IOBs 258 Performance MHz 50 Xilinx Tools M1.5i or later Special Features SelectRAM Supported Family
|
Original
|
IMA-32
4000XLA
4085XLA09BG352C
4000XLA
DPRAM
XCV600E
XC4085XLA
|
PDF
|
XCV600E-6BG432C
Abstract: "Dual-Port RAM" DPRAM XC4085XLA-09BG352C IMA-32 XC4000XLA XC4085XLA XC4085XLA09BG352C XCV600E
Text: ac_app_tel_ima32.fm Page 1 Wednesday, November 10, 1999 9:24 AM IMA-32 Inverse Multiplexer for ATM November 15, 1999 Product Specification AllianceCORE Facts Core Specifics XC4000XLA XC4085XLA09BG352C CLBs/CLB Slices 3136 Clock IOBs 3 IOBs 258 Performance MHz
|
Original
|
ima32
IMA-32
XC4000XLA
XC4085XLA09BG352C
4000XLA
XCV600E-6BG432C
"Dual-Port RAM"
DPRAM
XC4085XLA-09BG352C
XC4000XLA
XC4085XLA
XC4085XLA09BG352C
XCV600E
|
PDF
|
UT16MX110
Abstract: SMD S6
Text: Standard Products UT16MX113/114/115 Analog Multiplexer Preliminary Data Sheet August 24, 2011 FEATURES 16-to-1 Analog Mux 100Signal paths typical 5V single analog supply Rail-to-Rail signal handling Asynchronous RESET input
|
Original
|
UT16MX113/114/115
16-to-1
100Signal
UT16MX115)
UT16MX113)
UT16MX114)
MIL-STD-883,
UT16MX110
SMD S6
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Standard Products UT16MX110/111/112 Analog Multiplexer Preliminary Data Sheet January 24, 2012 FEATURES INTRODUCTION The UT16MX110/111/112 are low voltage analog multiplexers with a convenient LVCMOS 3.3V digital interface. The analog muxes have Break-Before-Make architecture with a low
|
Original
|
UT16MX110/111/112
16-to-1
100Signal
UT16MX112)
UT16MX110)
UT16MX111)
MIL-STD-883,
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Mixed-Signal Products UT16MX113/114/115 Analog Multiplexer Preliminary Data Sheet July 15, 2011 FEATURES 16-to-1 Analog Mux 100Signal paths typical 5V single analog supply Rail-to-Rail signal handling Asynchronous RESET input
|
Original
|
UT16MX113/114/115
16-to-1
100Signal
UT16MX115)
UT16MX113)
UT16MX114)
MIL-STD-883,
|
PDF
|
smd diode S7
Abstract: S14 SMD diode UT16MX110 UT16MX115
Text: Mixed-Signal Products UT16MX113/114/115 Analog Multiplexer Preliminary Data Sheet January 6, 2011 FEATURES 16-to-1 Analog Mux 100Ω Signal paths typical 5V single analog supply Rail-to-Rail signal handling Asynchronous RESET input
|
Original
|
UT16MX113/114/115
16-to-1
UT16MX115)
UT16MX113)
UT16MX114)
MIL-STD-883,
smd diode S7
S14 SMD diode
UT16MX110
UT16MX115
|
PDF
|
UT16MX110
Abstract: UT16MX117 SMD BW4 diagram multiplexer
Text: Standard Products UT16MX110/111/112 Analog Multiplexer Preliminary Data Sheet August 24, 2011 FEATURES 16-to-1 Analog Mux 100Signal paths typical 5V single supply Rail-to-Rail signal handling Asynchronous RESET input
|
Original
|
UT16MX110/111/112
16-to-1
100Signal
UT16MX112)
UT16MX110)
UT16MX111)
MIL-STD-883,
UT16MX110
UT16MX117
SMD BW4
diagram multiplexer
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Standard Products UT16MX113/114/115 Analog Multiplexer Preliminary Data Sheet January 20, 2012 FEATURES INTRODUCTION The UT16MX113/114/115 are low voltage analog multiplexers with a convenient LVCMOS 3.3V digital interface. The analog muxes have Break-Before-Make architecture with a low
|
Original
|
UT16MX113/114/115
16-to-1
100Signal
UT16MX115)
UT16MX113)
UT16MX114)
MIL-STD-883,
|
PDF
|
Untitled
Abstract: No abstract text available
Text: I Inre3rated Device Technology. Inc DUAL MULTIPLEXED 16K x 20 SYNCHRONOUS STATIC RAM MODULE FEATURES: • Dual 16K x 20 synchronous RAM • Edge triggered data input and data output registers • Edge triggered data address registers • Two address register sources individually selectable
|
OCR Scan
|
92-pin
q-DO-19
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: CY7C277 CY7C279 CYPRESS SEMICONDUCTOR Features Reprogrammable 32K x 8 Registered PROM Programmable address latch enable input Programmable synchronous or asynchronous output enable 7C277 On-chip edge-triggered output registers (7C277) Optional registered/latched address
|
OCR Scan
|
CY7C277
CY7C279
7C277)
7C279)
300-mil,
28-pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: lü ö iö U b j ’MICON DUCTORS PRELIMINARY INFORMATION PDSP16520 QUAD - PORT SYNCHRONOUS RAM The PDSP16520 contains 1K by 16 bits of Dual Port Static RAM with separate read and write address ports. All memory and I/O operations are synchronous to a user sup
|
OCR Scan
|
PDSP16520
PDSP16520
20MHz.
PDSP16112
PDSP16116
MIL-STD-883C
|
PDF
|
Untitled
Abstract: No abstract text available
Text: • MARCH 1990 PXÆ SSEY ADVANCED INFORMATION SEMICONDUCTORS PDSP16520 QUAD - PORT SYNCHRONOUS RAM Supersedes September 1989 edition The PDSP16520 contains 1K x 16 bits of Dual-Port Static RAM with separate read and write address ports. All memory and I/O operations are synchronous to a user supplied system
|
OCR Scan
|
PDSP16520
PDSP16520
PDSP16112
PDSP16116
PS2300
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C277 CYPRESS SEMICONDUCTOR Reprogrammable 32K x 8 Registered PROM • Programmable address latch enable input • Programmable synchronous or asynchronous output enable • On-chip edge-triggered output registers • EPROM technology, 100% programmable
|
OCR Scan
|
CY7C277
300-mil,
28-pin
30-ns
15-ns
CY7C277â
40QMB
28-Lead
300-Mil)
|
PDF
|
mcm6665
Abstract: MC6809E A7 B14 MC68B09E mc6821 16k x 1 ram vdg 6847 details MCM-4116 sn74ls244 motorola
Text: M MOTOROLA SN74LS783/ MC6883 SN74LS785 SYNCHRONOUS ADDRESS MULTIPLEXER The SN74LS783/MC68B3 and SN74LS785 bring together the MC6809E (M PU), the MC6847 (Color Video Oisplay Generator) and dynamic RAM to form a highly effective, compact and cost effec tive computer and display system.
|
OCR Scan
|
SN74LS783/MC68B3
SN74LS785
MC6809E
MC6847
SN74LS783/MC6883
LS785
MCM68364)
MC6809E,
MC6800,
mcm6665
MC6809E
A7 B14
MC68B09E
mc6821
16k x 1 ram
vdg 6847 details
MCM-4116
sn74ls244 motorola
|
PDF
|
MC6847T1
Abstract: mc6847t MC6847 6809E MPU mc6809 vdg 6847 details LS785 A7 B14 MC6809E sn74ls244 motorola
Text: M M O T O R O L A SN74LS783/ MC6883 SN74LS785 SYNCHRONOUS ADDRESS MULTIPLEXER The SN74LS783/MC6883 and SN74LS785 bring together the MC6809E (MPU), the MC6847 (Color Video Display Generator) and dynamic RAM to form a highly effective, compact and cost effec
|
OCR Scan
|
SN74LS783/MC6883
SN74LS785
MC6809E
MC6847
SN74LS765
LS785
MCM68364)
MC6809E,
MC6800,
MC6847T1
mc6847t
MC6847
6809E MPU
mc6809
vdg 6847 details
A7 B14
MC6809E
sn74ls244 motorola
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C277 CYPRESS SEMICONDUCTOR Features • Windowed for reprogrammability • CMOS for optimum speed/power • High speed Reprogrammable 32K x 8 Registered PROM • Programmable address latch enable input 5V ±10% V cc, commercial and military • Programmable synchronous or
|
OCR Scan
|
CY7C277
30-ns
15-ns
300-m
28-pin
32-Pin
|
PDF
|
aj4 diode
Abstract: CY7C277 658f 7C277
Text: CYPRESS 4bE SEMICONDUCTOR J /s S - I SSfl'lbbS GG0bôb3 fl B C Y P D CY7C277 CY7C279 CYPRESS SEMICONDUCTOR Reprogrammable 32K x 8 Registered PROM Programmable address latch enable input Programmable synchronous or asynchronous output enable 7C277 On-chip edge-triggered output
|
OCR Scan
|
00Dbflb3
CY7C277
CY7C279
7C277)
7C279)
aj4 diode
658f
7C277
|
PDF
|
a1ca
Abstract: Electric double-layer capacitor
Text: weuNnN*RY M5M4V16807ATP, RT-10,-12,-15 16M 2097152-WORD BY 8-BIT SYNCHRONOUS DYNAMIC RAM DESCRIPTION The synchronous DRAM M5M4V16807A incorporates data PIN CONFIGURATION (TOP VIEW) registers and a multiplexer onto a 2097152-word by 8-bit DRAM. Very high speed consecutive access is realized by on-chip serialparallel conversion. The RAM is fabricated with the high
|
OCR Scan
|
M5M4V16807ATP,
RT-10
2097152-WORD
M5M4V16807A
a1ca
Electric double-layer capacitor
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI LSIs M5M4V16807ATP, RT-10,-12,-15 16M 2097152-WORD BY 8-BIT SYNCHRONOUS DYNAMIC RAM DESCRIPTION The synchronous DRAM M5M4V16807A incorporates data PIN CONFIGURATION (TOP VIEW) registers and a multiplexer onto a 2097152-word by 8-bit DRAM. Very high speed consecutive access is realized by on-chip serialparallel conversion. The RAM is fabricated with the high
|
OCR Scan
|
M5M4V16807ATP,
RT-10
2097152-WORD
M5M4V16807A
|
PDF
|