Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SY100S336ADC Search Results

    SY100S336ADC Datasheets (2)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    SY100S336ADC Synergy Semiconductor 4-STAGE COUNTER / SHIFT REGISTER Scan PDF
    SY100S336ADC Synergy Semiconductor ENHANCED 4-STAGE COUNTER/SHIFT REGISTER Scan PDF

    SY100S336ADC Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: ENHANCED 4-STAGE COUNTER/SHIFT REGISTER SYNERG Y SY100S336A SEMICONDUCTOR FEATURES DESCRIPTION Max. shift frequency of 700MHz Clock to Q delay max. of 1100ps Sn to TC speed improved by 50% Sn set-up and hold time reduced by more than 50% Iee min. of -170m A


    OCR Scan     		PDF SY100S336A 700MHz 1100ps -170m F100K 24-pin 28-pin

    Untitled

    Abstract: No abstract text available
    Text: O • ira ENHANCED 4-STAGE COUNTER/SHIFT REGISTER ^ SYNERGY cvm n^A oYi 00S336A SEMICONDUCTOR FEATURES DESCRIPTION ■ Max. shift frequency of 700MHz ■ Clock to Q delay max. of 110Ops ■ Sn to TC speed improved by 50% ■ Sn set-up and hold tim e reduced by more than 50%


    OCR Scan     		PDF 00S336A 700MHz 110Ops F100K SY100S336A SY100S336ADC D24-1 SY100S336AFC F24-1 SY100S336AJC

    F100K

    Abstract: SY100S336 SY100S336A SY100S336ADC
    Text: ENHANCED 4-STAGE COUNTER/SHIFT REGISTER m v SYNERGY . Vim <N «4 S i i 00S336A S E M IC O N D U C T O R DESCRIPTION FEATURES • Max. shift frequency of 700MHz ■ Clock to Q delay max. of 110Ops ■ Sn to TC speed improved by 50% ■ Sn set-up and hold time reduced by more than 50%


    OCR Scan     		PDF SY100S336A 700MHz 110Ops -170mA F100K SY100S336A TD013Ã SY100S336ADC D24-1 F100K SY100S336

    Untitled

    Abstract: No abstract text available
    Text: * 4-STAGE COUNTER/ SHIFT REGISTER SYNERGY SY100S336A SEMICONDUCTOR FEATU R ES DESCRIPTION • Max. shift frequency of 700MHz ■ Clock to Q delay max. of 1lOOps ■ Sn to TC speed improved by 50% ■ Sn set-up and hold time reduced by more than 50% ■ I e e min. of -170mA


    OCR Scan     		PDF SY100S336A 700MHz -170mA F100K TD013Ã SY100S336ADC D24-1 SY100S336AFC F24-1

    F100K

    Abstract: SY100S336 SY100S336A SY100S336ADC PN800
    Text: 4-STAGE COUNTER/ SHIFT REGISTER SYNERGY S EM IC O N D U C TO R FEATURES I l I l l I SY100S336A D E S C R IP T IO N Max. shift frequency of 700MHz Clock to Q delay max. of HOOps Sn to TC speed Improved by 50% Sn set-up and hold time reduced by more than 50%


    OCR Scan     		PDF SY100S336A 700MHz of-170mA F100K T0013Ã SY100S336ADC D24-1 SY100S336AFC F24-1 F100K SY100S336 SY100S336A PN800