Untitled
Abstract: No abstract text available
Text: STA011 L-band RF front-end for digital radio Preliminary Data Features ● Single chip receiver for satellite and terrestrial digital radio ● Super-heterodyne tuner with low IF output ● High input intercept point ● Low noise IC ● RF image rejection mixer
|
Original
|
STA011
TQFP44
STA011
|
PDF
|
TB D83 diode
Abstract: OSC XTAL 1.84MHZ d83 004 n1081 VP145 d114 STA011 TQFP44 k1538 st d83
Text: STA011 L-band RF front-end for digital radio Preliminary Data Features ● Single chip receiver for satellite and terrestrial digital radio ● Super-heterodyne tuner with low IF output ● High input intercept point ● Low noise IC ● RF image rejection mixer
|
Original
|
STA011
TQFP44
STA011
TB D83 diode
OSC XTAL 1.84MHZ
d83 004
n1081
VP145
d114
TQFP44
k1538
st d83
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STA011 L-band RF front-end for digital radio Preliminary Data Features ● Single chip receiver for satellite and terrestrial digital radio ● Super-heterodyne tuner with low IF output ● High input intercept point ● Low noise IC ● RF image rejection mixer
|
Original
|
STA011
TQFP44
STA011
|
PDF
|
Typical RED, GREEN, YELLOW, AMBER GaAs LED
Abstract: rgb led moving message display HDR1X2 HDR1X3 brick game Open source rgb led moving message display STM32F103Cx diode D83 stm32 spi STP1612
Text: UM0882 User manual STEVAL-ILL028V1 LED dimmer board using STP1612PW05 and STM32 1 Introduction This user manual describes STMicroelectronics™ STEVAL-ILL028V1 LED dimmer board. This board is based on STP1612PW05 independent PWM LED driver controlled through
|
Original
|
UM0882
STEVAL-ILL028V1
STP1612PW05
STM32TM
STM32
STP1612PW05.
Typical RED, GREEN, YELLOW, AMBER GaAs LED
rgb led moving message display
HDR1X2
HDR1X3
brick game
Open source rgb led moving message display
STM32F103Cx
diode D83
stm32 spi
STP1612
|
PDF
|
AM00210
Abstract: STM32F103Cx JTAG header 10x2 footprint STEVAL-ILL015V1 HEADER 10X2 datasheet MLW20G STM32Fx103C d82 sot23 LF33xDT st1s10
Text: UM0574 User manual STEVAL-ILL015V1 - LED dimmer demonstration board based on the STP24DP05 and STM32 Introduction This user manual provides instructions for using the STEVAL-ILL015V1 LED dimmer demonstration board based on the STP24DP05 LED driver and the STM32™
|
Original
|
UM0574
STEVAL-ILL015V1
STP24DP05
STM32TM
AM00210
STM32F103Cx
JTAG header 10x2 footprint
HEADER 10X2 datasheet
MLW20G
STM32Fx103C
d82 sot23
LF33xDT
st1s10
|
PDF
|
max 1787
Abstract: max 1786 V23073 1786 d92 02 X112 lcd 1808 SPL512A
Text: SPLD112A LCD DRIVER WITH 112-CHANNEL OUTPUTS GENERAL DESCRIPTION SPLD112A, a versatile dot matrix LCD driver with low power CMOS technology from Sunplus, is capable of providing varieties of common/segment combinations for application development. Ease of use, high
|
Original
|
SPLD112A
112-CHANNEL
SPLD112A,
SPLD112A
112-bit
max 1787
max 1786
V23073
1786
d92 02
X112
lcd 1808
SPL512A
|
PDF
|
SG3823
Abstract: ST D132 SG-45 diode PT6332 d114 SG-47 SG10 SG14 SG15 sg3526
Text: Tel: 886-2-66296288 Fax: 886-2-29174598 URL: http://www.princeton.com.tw VFD Driver/Controller IC PT6332 DESCRIPTION PT6332 is a VFD driver IC driven on 1/2 to 1/3 duty factor. It can drive up to 168 segments. 56 segment output lines, 3 grid output lines, 4 general purpose output lines, control circuit, key scan circuit are all
|
Original
|
PT6332
PT6332
MS-026
SG3823
ST D132
SG-45 diode
d114
SG-47
SG10
SG14
SG15
sg3526
|
PDF
|
1501 Dc to Dc converter
Abstract: D112 103D16 3056 display d92 02 LCD 1601 display X112 112-Bit SPLD80A V23056
Text: Preliminary SPLD112A1 LCD DRIVER WITH 112-CHANNEL OUTPUTS GENERAL DESCRIPTION SPLD112A1, a versatile dot matrix LCD driver with low power CMOS technology from Sunplus, is capable of providing varieties of common/segment combinations for application development.
|
Original
|
SPLD112A1
112-CHANNEL
SPLD112A1,
SPLD112A1
112-bit
112-bit
1501 Dc to Dc converter
D112
103D16
3056 display
d92 02
LCD 1601 display
X112
SPLD80A
V23056
|
PDF
|
SI-S42
Abstract: so54 power S4192 Js432 D83 I
Text: Products Type pw BW9;‘68K INTEGRATED CIRCUIT STRUCTURE Silicon Monolithic Integrated Circuit TYPE Man-Machine Intyfrra LCD Driver Th C prOd+~Cr described i n t h i s SDecification is d e s i g n e d to be u>ed wi:h ordinary eiec!roiic equismezt or bences such 2s audio-viscal eqcip,Tent, c!!ice-~:~~&c;l
|
Original
|
fszo22ol-
SI-S42
so54 power
S4192
Js432
D83 I
|
PDF
|
3056 display
Abstract: d92 02 X112 D112 SPLD112A1
Text: SPLD112A1 LCD Driver with 112-Channel Outputs Preliminary OCT. 02, 2001 Version 0.2 SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provided by SUNPLUS TECHNOLOGY CO. is believed to be accurate and reliable.
|
Original
|
SPLD112A1
112-Channel
3056 display
d92 02
X112
D112
SPLD112A1
|
PDF
|
signetics 2652
Abstract: signetics 26521 56407
Text: S ig n e tic s Microprocessors 2652 Multi Protocol Communications Controller MPCC C O N N E C T IO N D IA G R A M G E N E R A L D E S C R IP T IO N T h e 2 6 5 2 M ulti-Protocol C o m m u nica tion s C ontroller (M P C C ) is a m onolithic n-channel M O S L S I circuit that
|
OCR Scan
|
16-bit
signetics 2652
signetics
26521
56407
|
PDF
|
st d83
Abstract: TC518128C d83 st
Text: TOSHIBA TC518128CPL/CSPL/CFL/CFWL/CFIL-70/80/10 TC518128CPL/CSPL/CFL/CFWL/CFIL-70L/80L/10L PRELIMINARY SILICON GATE CMOS 131,072 WORD x 8 BIT CMOS PSEUDO STATIC RAM Description T h e T C 5 1 8 1 2 8 C is a 1M bit high speed C M O S pse udo static RAM organized as 131,07 2 w o rd s by 8 bits. The TC 5 18 1 28C utilizes
|
OCR Scan
|
TC518128CPL/CSPL/CFL/CFWL/CFIL-70/80/10
C518128CPL/CSPL/CFL/CFWL/CFIL-70L/80L/10L
TC518128CPL/CSPUCFL/CFWL/CFTL-70/80/10
CS18128CPL/CSPL/CFL/CFWL/CFTL-70L/80L/1OL
st d83
TC518128C
d83 st
|
PDF
|
se648
Abstract: SE655 SE623 KS0074 8eg5 SE621 4BM MARKING CODE SE638
Text: K S 0 0 74 34COM/8QSEG DRIVER & CONTROLLER FOR DOT MATRIX LCD INTRODUCTION KS0074 is a dot matrix LCD driver & controller LSI which is fabricated by low power CMOS technology. It can display 1, 2, or 4 lines with S x 8 or 6 x 8 dots format. FUNCTIONS • •
|
OCR Scan
|
34COM/8QSEG
KS0074
Hf855J
se648
SE655
SE623
8eg5
SE621
4BM MARKING CODE
SE638
|
PDF
|
DRC1745
Abstract: 0B13 2S44 3S16 15V1 AD2S44 AD2S44SM12 AD2S44SM12B scott-t gyro mtbf
Text: ANALOG DEVICES Low Cost, 14-Bit, Dual Channel Synchro/Resolver-to-Digital Converter FE A T U R E S Low Cost/Channel 32-Pin DIL Hybrid Package 2.6 A rc M inute Accuracy 14-Bit Resolution Built-In Test Independent Reference Inputs High Tracking Rate A P P L IC A T IO N S
|
OCR Scan
|
14-Bit,
32-Pin
14-Bit
AD2S44
16-bit
ad2s44
DRC1745
0B13
2S44
3S16
15V1
AD2S44SM12
AD2S44SM12B
scott-t
gyro mtbf
|
PDF
|
|
|
KS007B
Abstract: samsung " driver lc" panel or display se022 SE652 TSS16S DB300-02 1885 sam sung dh db3 531 LCD 07 064 060
Text: KS0078 34COM/120SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD INTRODUCTION KS0078 Is a dot matrix LCD driver & controller LSI which is fabricated by low power CMOS technology. It can display 1,2, or 4 lines with 5 x 8 or 6 x 8 dots format. FUNCTIONS • • ■
|
OCR Scan
|
KS0078
34COM/120SEG
KS0078
KS007B
samsung " driver lc" panel or display
se022
SE652
TSS16S
DB300-02
1885 sam sung
dh db3 531
LCD 07 064 060
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ¡Ordering number : ENN 6902 CMOS 1C LC75838E, 75838W SANYO 1/8 to 1/10 Duty General-Purpose LCD Display Drivers h h b Overview Package Dimensions T h e L C 7 5 8 3 8 E a n d L C 7 5 8 3 8 W a re 1/8 to 1 /1 0 d u ty unit: m m g e n e ra l-p u rp o s e L C D d is p la y d riv e rs u sed fo r c h a ra c te r
|
OCR Scan
|
LC75838E,
5838W
3159-QIP64E
|
PDF
|
IICL
Abstract: No abstract text available
Text: IM J 1/2, 1/3 DUTY LCD DRIVER U 6 WI TH KEY SCAN NJU6435XF • FEATURES 9 40-Segment Drivers # Duty Ratio and 1/2 duty, 1/2 bias 80-Segment Drive Version D Bias Level 1/3 duty, 1/2 bias 120-segment Drive ( Version E ) 1/3 duty, 1/3 bias 120-segment Drive ( Version F )
|
OCR Scan
|
NJU6435
80-segment
120-segment
40-segment
NJU6435XF
680pF
IICL
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MP7684A CMOS 8-Bit High Speed Analog-to-Digital Converter M Micro Power Systems FEATURES • • • • • • • • • Low Power CMOS 300 mW • ESD Protection: 4000 Volts Minimum • Latch-Up Free Sampling Rates from 0.001 to 20 MHz (MSPS) 1/4 LSB DNL from 0.001 to 10 MHz
|
OCR Scan
|
MP7684
MP7684A
MP7684A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: This Material Copyrighted By Its Respective Manufacturer 1. SCOPE 1.1 Scope. This drawing describes the requirements for monolithic silicon, CMOS, 128-word X 8-Bit static random access memory microcircuits. This drawing provides for a level of microcircuit
|
OCR Scan
|
128-word
MIL-M-38510.
1823SD
7901301J
CDP1823D/3
75C13
|
PDF
|
OPA-208
Abstract: DBS04
Text: TOSHIBA T6C84 T O S H iB A C M O S D IG ITA L IN T E G R A T E D CIRC U IT SILICO N M O N O L IT H IC T6C84 COLUMN AND ROW DRIVER LSI FOR A DOT MATRIX GRAPHIC LCD The TOSHIBA T6C84 is a driver for a small-or mediumscale dot matrix graphic LCD. It includes the functions of
|
OCR Scan
|
T6C84
T6C84
T9841B
T9842B
enabli25
80-Series
OPA-208
DBS04
|
PDF
|
db3 dl
Abstract: PM7628
Text: BACKl ANALOG ► DEVICES F E A TU R E S • • • • • • • • • • • T w o 8 -B it D AC s In A S in g le C h ip A d ju s tm e n t-F re e In te rn a l CMOS A m p lifie rs S in g le o r Dual S u p p ly O p e ra tio n T T L C o m p a tib le O ver F ull VDD Range
|
OCR Scan
|
20-PIN
DAC8229
DAC-8229
16-bit
db3 dl
PM7628
|
PDF
|
EK117
Abstract: EK119 23d14 sun SPARC 50 EL B17 D126D P3020
Text: STP3020 SPA RC T echrdogy Business Novem ber 1994 ST P 3020 DATA SHEET D System Memory Controller escription The STP3020 System Memory controller SMC interfaces to an array of DRAM and VRAM SIMMs. It accelerates graphics and imaging to main memory and frame buffers. It also provides the interface for
|
OCR Scan
|
STP3020
STP3020
STP3021
STP3022
STB3DS154-894
EK117
EK119
23d14
sun SPARC 50
EL B17
D126D
P3020
|
PDF
|
D37M
Abstract: No abstract text available
Text: STP2013PGA-50 S un M ic r o e l e c t r o n ic s J u ly 1997 EMC DATA SHEET Error-Correcting Memory Controller D e s c r ip t io n The STP2013 Error-Correcting M em ory Controller control m echanism consists of a central arbiter that selects betw een M Bus and graphics-request masters, while m onitoring periodic refresh and VIO preem ptive inter
|
OCR Scan
|
STP2013PGA-50
STP2013
DR0000000000000000000
SSSSSSS00000000000®
TP2013PG
299-Pin
D37M
|
PDF
|
TC55258
Abstract: No abstract text available
Text: T C 55258P L -10/P L -12/P L -15 T C 55258F L -10/F L -12/F L -15 ¡d e s c r i p t i o n ] T C 5 5 2 5 8 P L / F L is 2 6 2,144 b i t s t atic r a n d o m access m e m o r y o r g a n i z e d as 3 2 , 7 6 8 w o r d s b y 8 b i t s u s i n g CMOS t e c h n o l o g y , and o p e r a t e d from a single 5V supply.
|
OCR Scan
|
55258P
-10/P
-12/P
55258F
-10/F
-12/F
100ns.
TC55258PL-10/PL-12/PL-lS
TC55258FL-10/FL-12/FL-15
DIP28-P-600)
TC55258
|
PDF
|
