Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SOFT DECISION ERROR DECODING Search Results

    SOFT DECISION ERROR DECODING Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74HC4051FT Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, SP8T(1:8)/Analog Multiplexer, TSSOP16B, -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation
    GCJ31BR7LV223KW01K Murata Manufacturing Co Ltd Soft Termination Chip Multilayer Ceramic Capacitors for Automotive Visit Murata Manufacturing Co Ltd
    GCJ43DR7LV224KW01K Murata Manufacturing Co Ltd Soft Termination Chip Multilayer Ceramic Capacitors for Automotive Visit Murata Manufacturing Co Ltd
    GRJ43DR7LV224KW01K Murata Manufacturing Co Ltd Chip Multilayer Ceramic Capacitors with Soft Termination for General Purpose Visit Murata Manufacturing Co Ltd
    GCJ31BR7LV153KW01L Murata Manufacturing Co Ltd Soft Termination Chip Multilayer Ceramic Capacitors for Automotive Visit Murata Manufacturing Co Ltd

    SOFT DECISION ERROR DECODING Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Soft Decision Error Decoding

    Abstract: sd92 SD140 sd33 SD97 SD100 sd168 SD137 SD-40 SD91
    Text: Digital Voice Systems Inc. 234 Littleton Road Tel: 978 392-0002 Fax: (978) 392-8866 Westford, MA 01886 e-mail: [email protected] Soft Decision Error Decoding with the AMBE-2000/2020 Vocoder Chips In modern communication systems the transmitter transmits information in the form of


    Original     		PDF AMBE-2000/2020 SD100 SD101 SD102 SD103 SD104 SD105 SD106 SD107 SD108 Soft Decision Error Decoding sd92 SD140 sd33 SD97 SD100 sd168 SD137 SD-40 SD91

    Viterbi Trellis Decoder

    Abstract: Viterbi Decoder branch metric viterbi algorithm Convolutional LFX1200B polynomials parallel viterbi convolution viterbi viterbi convolution
    Text: Viterbi Decoder March 2003 IP Data Sheet Features General Description • Parameterizable Viterbi decoder Viterbi decoding is an efficient algorithm for decoding convolutionally encoded sequences. In the Viterbi Decoder, the convolutional code sequences that have been corrupted by channel noise are decoded back to their original


    Original     		PDF LFX1200B, FE680, Viterbi Trellis Decoder Viterbi Decoder branch metric viterbi algorithm Convolutional LFX1200B polynomials parallel viterbi convolution viterbi viterbi convolution

    Untitled

    Abstract: No abstract text available
    Text: ispLever CORE TM Viterbi Decoder User’s Guide October 2005 ipug04_02.0 Lattice Semiconductor Viterbi Decoder User’s Guide Introduction Lattice’s Viterbi Decoder core is a parameterizable core for decoding different combinations of convolutionally encoded sequences. The decoder core supports various code rates, constraint lengths and generator polynomials.


    Original     		PDF ipug04 LFX1200B, FE680,

    BM324

    Abstract: SPRU972 SPRU965 viterbi algorithm Viterbi Decoder C6000 SPRU189 TMS320C6000 TMS320C6455 SPRU966
    Text: TMS320C645x DSP Viterbi-Decoder Coprocessor 2 VCP2 Reference Guide Literature Number: SPRU972 April 2006 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any


    Original     		PDF TMS320C645x SPRU972 BM324 SPRU972 SPRU965 viterbi algorithm Viterbi Decoder C6000 SPRU189 TMS320C6000 TMS320C6455 SPRU966

    GSM Viterbi

    Abstract: Viterbi Decoder Trellis branch metric Convolutional trellis 5/6 decoder viterbi Viterbi Trellis Decoder SC140 SP10
    Text: How to Implement a Viterbi Decoder on the StarCore SC140 Application Note Abstract The application note describes how to implement an efficient Viterbi decoder on the StarCore SC140. It begins with an overview of convolutional encoding and Viterbi decoding. The overview is followed by a description of the StarCore


    Original     		PDF SC140 SC140. SC140 GSM Viterbi Viterbi Decoder Trellis branch metric Convolutional trellis 5/6 decoder viterbi Viterbi Trellis Decoder SP10

    MIL-STD-188-182

    Abstract: MIL-STD-188-183 MIL-STD-188-183A MIl-STD-188-181B MIL-STD-188-181 16 bit qpsk VHDL CODE MIl-STD-188181B MIL-STD 188-181B Convolutional Viterbi Decoder
    Text: Dual Constraint Length Viterbi Decoder March, 1999, ver. 2.1.1_ Data Sheet PN F805SC Target Applications: Features Communications Satellite Communications MIL-STD-188-181 MIL-STD-188-182 MIL-STD-188-183 PLD Provides ASIC Performance plus Software Flexibility


    Original     		PDF F805SC) MIL-STD-188-181 MIL-STD-188-182 MIL-STD-188-183 860-ming MIL-STD-188-182 MIL-STD-188-183 MIL-STD-188-183A MIl-STD-188-181B MIL-STD-188-181 16 bit qpsk VHDL CODE MIl-STD-188181B MIL-STD 188-181B Convolutional Viterbi Decoder

    EPF10K30ETC144-1

    Abstract: EPF10K50ETC144-1 EPF20K EP20K100E EP20K60E EPF10K100EQC208-1
    Text: White Paper Area Optimized Soft Decision Viterbi Decoder Functions Introduction The Altera® area optimized, soft decision Viterbi decoder HammerCores are optimized for APEX 20K, FLEX®10K and FLEX 6000 devices. You can parameterize the devices by implementing any number of standard decoders or you


    Original     		PDF APEXTM20K, EPF10K30ETC144-1 EPF10K50ETC144-1 EPF20K EP20K100E EP20K60E EPF10K100EQC208-1

    baseband QPSK matlab code

    Abstract: qpsk demapper VHDL CODE Wimax in matlab simulink 16qam demapper VHDL CODE simulink 16QAM gsm simulink wimax matlab qpsk modulation VHDL CODE qpsk simulink matlab wimax CHANNEL CODING matlab
    Text: Constellation Mapper and Demapper for WiMAX Application Note 439 May 2007, version 1.1 Introduction Altera provides building blocks that can be used to accelerate the development of an IEEE 802.16e-2005 WiMAX compliant basestation. This application note describes a reference design that demonstrates the


    Original     		PDF 16e-2005 16e-2005 baseband QPSK matlab code qpsk demapper VHDL CODE Wimax in matlab simulink 16qam demapper VHDL CODE simulink 16QAM gsm simulink wimax matlab qpsk modulation VHDL CODE qpsk simulink matlab wimax CHANNEL CODING matlab

    DEMODULATOR PSK-8

    Abstract: 16-PSK 16PSK CS3410 Viterbi Decoder viterbi decoder for tcm decoders IESS-308/309 tcm 5/6 decoder branch metric Viterbi Trellis Decoder
    Text: CS3410 TM High Speed Viterbi/TCM Decoder Virtual Components for the Converging World The CS3410 Viterbi/TCM Decoder is a high performance implementation suitable for a range of Forward Error Correction applications. This highly integrated Application Specific Virtual Component ASVC can be used in


    Original     		PDF CS3410 CS3410 DS3410 DEMODULATOR PSK-8 16-PSK 16PSK Viterbi Decoder viterbi decoder for tcm decoders IESS-308/309 tcm 5/6 decoder branch metric Viterbi Trellis Decoder

    16-PSK

    Abstract: 16PSK viterbi decoder for tcm decoders branch metric XOR 7486 CS3410 64 tcm trellis differential encoder for psk Convolutional Encoder viterbi IESS-308/309
    Text: CS3410 TM High Speed Viterbi/TCM Decoder Virtual Components for the Converging World The CS3410 Viterbi/TCM Decoder is a high performance implementation suitable for a range of Forward Error Correction applications. This highly integrated Application Specific Virtual Component ASVC can be used in


    Original     		PDF CS3410 CS3410 De256 DS3410-a 16-PSK 16PSK viterbi decoder for tcm decoders branch metric XOR 7486 64 tcm trellis differential encoder for psk Convolutional Encoder viterbi IESS-308/309

    PB4540

    Abstract: AHA4540 AHA4540-EVB
    Text: aha products group PRODUCT BRIEF AHA4540 TPC EVB TPC EVALUATION BOARD INTRODUCTION FEATURES The AHA4540-EVB is an evaluation board that can be integrated into a communications system for evaluation of the AHA4540 Turbo Product Code encoder/decoder device at real system speeds.


    Original     		PDF AHA4540 AHA4540-EVB AHA4540 AHA4540-EVB PB4540evb PB4540

    vhdl code for branch metric unit

    Abstract: processor control unit vhdl code processor control unit vhdl code download vhdl coding for hamming code branch metric vhdl code 16 bit processor hamming decoder vhdl code 5 to 32 decoder using 3 to 8 decoder vhdl code Radix selection unit radix 2 verilog
    Text: VITERBI_DEC Viterbi Decoder January 10, 2000 Product Specification AllianceCORE Facts CSELT S.p.A Via G. Reiss Romoli, 274 I-10148 Torino, Italy Phone: +39 011 228 7165 Fax: +39 011 228 7003 E-mail: [email protected] URL: www.cselt.it Features • Supports Spartan, Spartan™-II, Virtex™, and


    Original     		PDF I-10148 vhdl code for branch metric unit processor control unit vhdl code processor control unit vhdl code download vhdl coding for hamming code branch metric vhdl code 16 bit processor hamming decoder vhdl code 5 to 32 decoder using 3 to 8 decoder vhdl code Radix selection unit radix 2 verilog

    PB4540

    Abstract: AHA4540 AHA4540-EVB
    Text: comtech aha corporation PRODUCT BRIEF AHA4540 TPC EVB TPC EVALUATION BOARD INTRODUCTION FEATURES The AHA4540-EVB is an evaluation board that can be integrated into a communications system for evaluation of the AHA4540 Turbo Product Code encoder/decoder device at real system speeds.


    Original     		PDF AHA4540 AHA4540-EVB AHA4540 PB4540evb PB4540

    hamming encoder/decoder 1 bit error correction

    Abstract: block diagram code hamming Turbo Decoder satellite Turbo product code AHA4501 turbo encoder circuit AHA4501A-050 hamming encoder decoder Comtech Aha
    Text: comtech aha corporation PRODUCT BRIEF* AHA4501 36 MBITS/SEC TURBO PRODUCT CODE ENCODER/DECODER 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 GND IDATA[5] IDATA[4] IDATA[3] VDD VDD GND IDATA[2] GND IDATA[1] IDATA[0]


    Original     		PDF AHA4501 AHA4501 AHA4501A-050 PB4501 hamming encoder/decoder 1 bit error correction block diagram code hamming Turbo Decoder satellite Turbo product code turbo encoder circuit hamming encoder decoder Comtech Aha

    Untitled

    Abstract: No abstract text available
    Text: Block Viterbi Decoder User’s Guide June 2010 IPUG32_02.7 Table of Contents Chapter 1. Introduction . 4 Quick Facts . 4


    Original     		PDF IPUG32 2004-OFDM LFXP2-17E-7F484C D-2009 12L-1

    vhdl code for turbo

    Abstract: Turbo Decoder 3GPP turbo decoder log-map turbo encoder circuit vhdl code for interleaver 5 to 32 decoder using 3 to 8 decoder verilog ccsds
    Text: ispLever CORE TM Turbo Decoder User’s Guide July 2003 ipug14_02 Lattice Semiconductor Turbo Decoder User’s Guide Introduction Lattice’s Turbo Decoder core provides an ideal solution that meets the needs of turbo decoding applications. The core provides a customizable solution allowing turbo decoding of data in many system designs. This core allows


    Original     		PDF ipug14 1-800-LATTICE vhdl code for turbo Turbo Decoder 3GPP turbo decoder log-map turbo encoder circuit vhdl code for interleaver 5 to 32 decoder using 3 to 8 decoder verilog ccsds

    B1137

    Abstract: 2n2 f250 branch metric viterbi algorithm Convolutional Encoder TMS320C6416 Transistor y2n TMS320C6000 TR45
    Text: Application Report SPRA750D - September 2003 Using TMS320C6416 Coprocessors: Viterbi Coprocessor VCP Jelena Nikolic-Popovic Digital Signal Processing Solutions ABSTRACT Viterbi Coprocessor (VCP) is a programmable peripheral for decoding of convolutional


    Original     		PDF SPRA750D TMS320C6416 B1137 2n2 f250 branch metric viterbi algorithm Convolutional Encoder Transistor y2n TMS320C6000 TR45

    Untitled

    Abstract: No abstract text available
    Text: ispLever CORE TM Turbo Decoder User’s Guide November 2008 ipug14_04.4 Lattice Semiconductor Turbo Decoder User’s Guide Introduction Lattice’s Turbo Decoder core provides an ideal solution that meets the needs of turbo decoding applications. The core provides a customizable solution allowing turbo decoding of data in many system designs. This core allows


    Original     		PDF ipug14

    XCV5LX50

    Abstract: branch metric parallel viterbi convolution Convolutional Encoding Viterbi Decoding Using DSP
    Text: Viterbi Decoder v6.1 DS247 May 17, 2006 Product Specification Introduction The Viterbi Decoder is used in many Forward Error Correction FEC applications and in systems where data are transmitted and subject to errors before reception. The Viterbi Decoder is compatible with many


    Original     		PDF DS247 IESS-308/309. XCV5LX50 branch metric parallel viterbi convolution Convolutional Encoding Viterbi Decoding Using DSP

    X9009

    Abstract: verilog code for BPSK qpsk implementation using verilog qpsk modulation VHDL CODE branch metric 2 bit address decoder coding using verilog hdl BPSK modulation VHDL CODE verilog code for branch metric unit branch metric unit VHDL coding verilog code for digital modulation
    Text: Soft-Decision Viterbi Decoder April 19, 1999 Product Specification AllianceCORE Facts Applications Core Specifics Supported Family Virtex Device Tested V50-6 CLB Slices 241 Clock IOBs 1 IOBs1 9 Performance MHz 63 Xilinx Core Tools M1.5i Special Features


    Original     		PDF V50-6 X9009 verilog code for BPSK qpsk implementation using verilog qpsk modulation VHDL CODE branch metric 2 bit address decoder coding using verilog hdl BPSK modulation VHDL CODE verilog code for branch metric unit branch metric unit VHDL coding verilog code for digital modulation

    Trellis

    Abstract: viterbi IESS-308/309 Viterbi Trellis Decoder viterbi decoder for tcm decoders viterbi convolution express card DVB IESS-308/309 XAPP551 XC3S100E
    Text: Viterbi Decoder v6.2 DS247 October 10, 2007 Product Specification Introduction The Viterbi Decoder is used in many Forward Error Correction FEC applications and in systems where data are transmitted and subject to errors before reception. The Viterbi Decoder is compatible with many


    Original     		PDF DS247 IESS-308/309. Trellis viterbi IESS-308/309 Viterbi Trellis Decoder viterbi decoder for tcm decoders viterbi convolution express card DVB IESS-308/309 XAPP551 XC3S100E

    ATPLCOUP006

    Abstract: ATPLCOUP002 ATPLCOUP001 PLC coupling OFDM
    Text: ATPL Series Power Line Communications Device ATPL230A DATASHEET Description ATPL230A is a power line communications base band modem, compliant with the PHY layer of PRIME Power Line Intelligent Metering Evolution specification. PRIME is an open standard


    Original     		PDF ATPL230A ATPL230A ATPLCOUP006 ATPLCOUP002 ATPLCOUP001 PLC coupling OFDM

    scrambler satellite v.35

    Abstract: IESS-308 sCRAMBLER BUS13r iess-309 standard BPSK demodulator bpsk modulation and demodulation scrambler v.35 diagram intelsat scrambler IESS309
    Text: PMC r PM7018 RPFEC ERROR CORRECTION CIRCUIT DATA SHEET FEATURES • Constraint length 7 convolutional encoder polynomials 133,171 • Vrterbi decoder with up to 3 bit soft decision inputs and an 80 stage trellis • Two versions for operation at the following information data rates:


    OCR Scan     		PDF PM7018-256 PM7018-2500 861029R5 scrambler satellite v.35 IESS-308 sCRAMBLER BUS13r iess-309 standard BPSK demodulator bpsk modulation and demodulation scrambler v.35 diagram intelsat scrambler IESS309

    IESS-308 sCRAMBLER

    Abstract: BIT 31936 scrambler satellite v.35 Viterbi Trellis Decoder texas IESS309 IESS-309 33-/BIT 31936
    Text: VLSI Tech n o lo gy , in c . VP17018 RPFEC FORWARD ERROR CORRECTION CIRCUIT FEATURES • Optional selection of differential encoding/decoding insertion for operation at code rates up to 7/8 • Integrates a full-featured convo­ lutional encoder and a Viterbi


    OCR Scan     		PDF VP17018 VP17018-256 VP17018-2500 IESS-308 sCRAMBLER BIT 31936 scrambler satellite v.35 Viterbi Trellis Decoder texas IESS309 IESS-309 33-/BIT 31936