SO812
Abstract: LTC1400 LTC1401 LTC1404 LTC1406 TMS320C50
Text: Linear Technology Chronicle ßÑÒÓÔÕÖx âã July 1998 Chinese Edition Traditional ÔÕÖ× ! " SO-8 # $ % AD & ' ()* + , - . + / 0 1 2 3 LTC 1401: 200ksps 4 5 3V 6 7 /LTC1404: 600ksps 4 5 5V 6 7 p89:;<=>?@ABC rDE FG200ksps C LTC1401 H SO-8 I JK L 3V M N O P C Q R C 12 S T AD U V
|
Original
|
200ksps
/LTC1404:
600ksps
FG200ksps
LTC1401
WXLTC1404
LTC1401/LTC1404
LTC1401¦
X200ksps
SO812
LTC1400
LTC1404
LTC1406
TMS320C50
|
PDF
|
2SK44SP
Abstract: C1458 2SK30AY 2SK30A-Y 2SK30A ScansU9X24 2SC536 2SC536SP 2SC536SP E 10-KB
Text: BLU- FEEDBACK 10KB INPUT S -0 O 6 P 1C 101^104 : m C1458 Q 10KV104 :2SK30AYV CSELECTEÜ Q 105 :2SK44SP Q 1 0 6 ^1 0 8 :2SC536SP 0 1 0 1 ^1 0 2 : m a 150 BOTTOM V IE W ?:C 53E S P SO uPC £ £M iTT£R GAT c OPAIN ?S M *$P i . collector t BASE « t SOUP'', f
|
OCR Scan
|
C1458
10KV104
2SK30AYV
2SK44SP
2SC536SP
2SK30AY
2SK30A-Y
2SK30A
ScansU9X24
2SC536
2SC536SP E
10-KB
|
PDF
|
Untitled
Abstract: No abstract text available
Text: E C S INC l^ E . D • 3 0 2 ^ 3 1 ,2 O Q O Q IT S SO S « E C S I rT-SO -3L3 ECS 2500 T VCXO OSCILLATOR TTL Features • TTL logic • 14-pin DIP compatable • Hermetically sealed metal case and high raliability • Lower power consumption • Case ground 14-pin for minimizing RF radiation
|
OCR Scan
|
14-pin
50ppm
-150ppm
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Q Q u a l it y S e m ic o n d u c t o r , I n c . High-Speed C M O S 16-Bit Transceivers in Q V SO P QS74FCT2X245T QS74FCT2X2245T FEATURES/BENEFITS DESCRIPTION • 16-bit Function compatible to the 74F245, 74ABT245 and 74FCT245T • CMOS power levels: <15mW static
|
OCR Scan
|
16-Bit
QS74FCT2X245T
QS74FCT2X2245T
74F245,
74ABT245
74FCT245T
40-pin
FCT2X245T
FCT2X2245T
|
PDF
|
Untitled
Abstract: No abstract text available
Text: T R I Q i! I N T S E M I C O N D U C T O R , I N C 7 Q $ f COM PUTING AND NETWORKING Figu re 1 . Block D iagram FBIN S1 GA1085 REFC LK SO F1 FO GND Data Sheets 11-Output Configurable Clock Buffer Features • Wide frequency range: 24 MHz to 105 MHz GND Q3
|
OCR Scan
|
GA1085
11-Output
GA1085
DQD1417
|
PDF
|
71T2
Abstract: C22B 72T2
Text: J.2N 2890 J.71 T2, J.72 T2 S T A T IC C H A R A C T E R IS T IC S Tested with contact probes l amb = 25° C C A R A C T E R I S T I Q U E S S T A T I Q U E S (Mesurées so u s pointes} / V (B R )C E O > / ' c (V) ifi A) min. / (m Al 'c B O V ( B R H : B O // ' e
|
OCR Scan
|
|
PDF
|
BYT 1000
Abstract: SiC IPM pulse generator hp214a HP214A
Text: s S^c G S-TH O M SO N D | 7 ^ 2 3 7 GQG2177 T Q 1HO M SO N-CSF - c y - 1 / 7 BYT 6 1 . 6 1 B 6 0 0 - . 1 0 0 0 l R DIVISION SEMICONDUCTEURS DISCRETS SUPERSWITCH h ig h v o l t a g e fa st r ec o ve r y r e c t ifie r s REDRESSEURS RAPIDES HAUTE TENSION 59 C
|
OCR Scan
|
220cm
HP214A
QQQE17C>
B-600-Â
BYT 1000
SiC IPM
pulse generator hp214a
HP214A
|
PDF
|
S5810
Abstract: No abstract text available
Text: Q Q u a l it y S e m ic o n d u c t o r , I n c . Low Skew Clock Driver/ Buffer for Mobile PC with 4 SO-DIMMS q s s s io advance in f o r m a t io n FEATURES/BENEFITS DESCRIPTION • 1 to 10 output buffer/driver • Tri-state pin for testing • l2C programming capability
|
OCR Scan
|
250ps)
QS5810
S5810
006in.
008in.
MO-150-AH
MDSC-00046-00
|
PDF
|
S5810
Abstract: No abstract text available
Text: Q Q u a l it y Low Skew Clock Driver/ Buffer for Mobile PC with 4 SO-DIMMS q s s s io advance in f o r m a t io n S e m ic o n d u c t o r , I n c . FEATURES/BENEFITS DESCRIPTION • 1 to 10 output buffer/driver • Tri-state pin for testing • l2C programming capability
|
OCR Scan
|
250ps)
QS5810
S5810
006in.
008in.
MO-150-AH
MDSC-00046-00
|
PDF
|
96S-6043-0731-0
Abstract: 96S-6043 96S-6043-07-31-0
Text: DIN Styles Q & R Inverted 41612 6043 Series So c ke t Connector OUTLINE Style Half Q 2 R ow s o f 16 = 32 Positions .100 .100 2 .5 4 « , .2 ,5 4 .118 .118 .00 3.00 * T! I 3.00 ffliik jn f .052 •319 1.31 8.10 Style Third Q 2 Rows o f 10 = 20 Positions .236
|
OCR Scan
|
96S-6043-0731-0
48P604307310
32P604307310
20P604307310
96S604307310
48S604307310
32S604307310
20S604307310
DN/43
S54423Ô
96S-6043-0731-0
96S-6043
96S-6043-07-31-0
|
PDF
|
2SF512
Abstract: No abstract text available
Text: 28F512 D Q q -D Q 7 E R A S E V O LTAG E IN P U T / O U T P U T SW ITC H BUFFERS TO A R R A Y SO U R C E ST A T E C O N TR O L COMMAND R E G IST ER IN T EG R A T ED STO P T IM ER u PGM V O LTAG E SW ITC H C H IP E N A B L E O U T PU T E N A B L E CE# • DAT A
|
OCR Scan
|
28F512
28F512
P28F512
P28F512-120
P28F512-150
N28F512-120
N28F512-150
TP28F512-120
TN28F512-120
2SF512
|
PDF
|
Untitled
Abstract: No abstract text available
Text: QS74FCT2X374T QS74FCT2X2374T High-Speed C M O S 16-Bit Register in Q V SO P Q u a l it y S e m ic o n d u c t o r , I n c . FEATURES/BENEFITS DESCRIPTION • 16-bit Function compatible to the 74F374, 74ABT374 and 74FCT374T • CMOS power levels: <15mW static
|
OCR Scan
|
16-Bit
QS74FCT2X374T
QS74FCT2X2374T
74F374,
74ABT374
74FCT374T
40-pin
2X374T
2X2374T
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Q u a l it y S e m ic o n d u c t o r , I n c . High-Speed C M O S 16-Bit Register with Clock Enable in Q V SO P QS74FCT2X377T FEATURES/BENEFITS DESCRIPTION • Function compatible to the 74F377, 74FCT377 and 74ABT377 • CMOS power levels: <15mW static
|
OCR Scan
|
16-Bit
QS74FCT2X377T
74F377,
74FCT377
74ABT377
40-pin
QS74FCT2X377
FCT2X374
FCT2X2374
|
PDF
|
Untitled
Abstract: No abstract text available
Text: s S^ c G S-TH O M SO N D | 7 ^ 2 3 7 GQG2177 T Q 1HO M SO N-CSF - c y - 1 / 7 BYT 6 1 . 6 1 B 6 0 0 - . 1 0 0 0 l R DIVISION SEMICONDUCTEURS DISCRETS SUPERSWITCH h ig h v o l t a g e fa st r ec o ve r y r e c t ifie r s REDRESSEURS RAPIDES HAUTE TENSION 59C
|
OCR Scan
|
GQG2177
200ns
CB-262)
CB-19)
CB-428)
CB-244
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: T R I 7 Q Q U I N T S E M I C O N D U C T O R , I N C Ö Figure 1. Block Diagram FBIN GA1086 S1 C LK SO NC NC GND 11-Output Clock Buffer Features • Operates from 30 MHz to 67 MHz • Pin-to-pin output skew of 250 p s max • TriQuint’s GA1086 operates from 30 MHz to 67 MHz. This TTL-level clock
|
OCR Scan
|
GA1086
11-Output
GA1086
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Æ utran p r o d u c t g a t â l q q N-CHANNEL ENHANCEMENT MOS FET 'rLU.&f ABSOLUTE MAXIMUM RATINGS PARAMETER Drain- so ur ce Vo 1t . 1) Dr a in-Ga te Vo 1tage (R gs =1.0M o ) 6 0 0 V, UNITS SYMBOL (1) Gate-Source Voltage Con t inuous Drain Current Co ntinuous
|
OCR Scan
|
SDF17N60
MIL-S-1950-
IF-17A
i/dt-100A/
|
PDF
|
Untitled
Abstract: No abstract text available
Text: RAMALL COAXIAL department T E C HNICAL DATA BNC FEMALE - TNC MALE R 191.405. OOO Issue : 9044 Paqe S E R I E S . ADAPT. 50 1 / 1 DIA .48/knurl w e i g h t 0 . 6 3 oz D1A .571/knurl {014.5/mol. droit C31 .2 ) ( 18 q ) ) CHARACTERISTICS SO Q NOMINAL IMPEDANCE
|
OCR Scan
|
48/knurl
571/knurl
29-0CT-90
|
PDF
|
Untitled
Abstract: No abstract text available
Text: FS] Q u a lity S e m ic o n d u c t o r , I n c . Low Skew Q ock Dri ver/ Buffer for Mobi Ie PC with 4 SO-DIMMS Qsssi 4 advance INFORMATION FEATURES/BENEFITS DESCRIPTION • 1 to 14 output buffer/driver • Tri-state pin for testing • l2C programming capability
|
OCR Scan
|
250ps)
QS5814
MO-150-AH
MDSC-00044-00
|
PDF
|
Untitled
Abstract: No abstract text available
Text: T R I Q U I N T S E M I C O N D U C T O R , I N C 7Q £ t GA1110E Figure 1. Block Diagram VDD T1 CLKIN FBIN S1 SO TO GND Multi-Phase Clock Buffer Features • Zero-propagation-delay clock buffer • Output skew controlled to ±250 ps typ. , ± 500 ps (max.)
|
OCR Scan
|
GA1110E
|
PDF
|
1C SC-88A
Abstract: NC7S04M5 7S04 MA05B MO-178 NC7S04 NC7S04M5X NC7S04P5 NC7S04P5X
Text: S E M I C O N D U C T O R June 1996 Revised March 1999 TM NC7S04 TinyLogic HS Inverter Features • S pace saving SO T23 or SC 70 5-lead package range. ESD protection diodes inherently guard both input and output w ith respect to the V q q and GND rails. Three
|
OCR Scan
|
NC7S04
NC7S04
1C SC-88A
NC7S04M5
7S04
MA05B
MO-178
NC7S04M5X
NC7S04P5
NC7S04P5X
|
PDF
|
IS5001
Abstract: GA1086 GA1086-MC1000 GA1086-MC500 MC1000 cto150 GA1000
Text: T R I Q U I N S E M I T C O N D U C T 0 R , I N C . 7 Q $ f AND N ETW O RKIN G Figure 1. Block Diagram FBIN S1 CLK r n n n r im S2 12 VDD 13 0/2 SO NC r r i m NC m m a Phase Detector Control Logic Q9 E 11-Output Clock Buffer Q8 Divide Logic GND FB0Ulj^6 VDD
|
OCR Scan
|
GA1086
IS5001
GA1086-MC1000
GA1086-MC500
MC1000
cto150
GA1000
|
PDF
|
Untitled
Abstract: No abstract text available
Text: T R I Q U I N S E M I C O N D U C T O R , I N C T 7 Q Ö Figure 1. Block Diagram FBIN i y i TQ1090 S1 R EFC LK SO n ° i m m TEST QO GND Q1 02 VDD GND GND m m r? 7]vVDD Phase Detector E EE EEE 3 •3 3 Q10 ■ VCO _\ hux/ ' QO 11-Output Configurable Clock Buffer
|
OCR Scan
|
TQ1090
11-Output
TQ1090
45MHz,
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SÌ4822DY Vishay Siliconix N-Channel Reduced Qg, Fast Switching MOSFET New Product P R O D U C T 55U M M A R Y vos on 30 *D t O W (Q) lo (A ) 0 010 @ V G S= 10 V ± 1 2 .0 0.015 @ V q S ss 4.5 V ± 9 .9 Q SO-8 [X □ *~8~| e : S (X GI 4 ~6~| D , 0 -
|
OCR Scan
|
4822DY
150cC
Si4822DY
-56946-R
23-Nov-98
|
PDF
|
Untitled
Abstract: No abstract text available
Text: T R I 7 Q Q U £ I N T S E M I C O N D U C T O R , I N C t G A 1086 Figure 1. Block D iag ram FBIN S1 C LK SO NC NC GND 11-Output Clock Buffer Features TriQ u in t’s G A 1 0 8 6 operates from 30 MHz to 67 MHz. T h is T T L -le v e l clock buffer chip su ppo rts the tight tim ing requ irem en ts of high-p erform ance
|
OCR Scan
|
GA1086
|
PDF
|
