A115-A
Abstract: C101 SN74AUC2G00 SN74AUC2G00DCUR
Text: SN74AUC2G00 DUAL 2-INPUT POSITIVE-NAND GATE www.ti.com SCES440C – MAY 2003 – REVISED JANUARY 2007 FEATURES • • • • • • • • Available in the Texas Instruments NanoFree Package Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G00
SCES440C
000-V
A114-A)
A115-A)
A115-A
C101
SN74AUC2G00
SN74AUC2G00DCUR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AUC2G00 DUAL 2-INPUT POSITIVE-NAND GATE www.ti.com SCES440C – MAY 2003 – REVISED JANUARY 2007 FEATURES • • • • • • • • Available in the Texas Instruments NanoFree Package Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G00
SCES440C
000-V
A114-A)
A115-A)
|
PDF
|
SN74AUC2G00DCUR
Abstract: No abstract text available
Text: SN74AUC2G00 DUAL 2-INPUT POSITIVE-NAND GATE www.ti.com SCES440C – MAY 2003 – REVISED JANUARY 2007 FEATURES • • • • • • • • Available in the Texas Instruments NanoFree Package Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G00
SCES440C
000-V
A114-A)
A115-A)
SN74AUC2G00DCUR
|
PDF
|
SN74AUC2G00DCUR
Abstract: No abstract text available
Text: SN74AUC2G00 DUAL 2-INPUT POSITIVE-NAND GATE www.ti.com SCES440C – MAY 2003 – REVISED JANUARY 2007 FEATURES • • • • • • • • Available in the Texas Instruments NanoFree Package Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G00
SCES440C
000-V
A114-A)
A115-A)
SN74AUC2G00DCUR
|
PDF
|
SN74AUC2G00DCUR
Abstract: No abstract text available
Text: SN74AUC2G00 DUAL 2-INPUT POSITIVE-NAND GATE www.ti.com SCES440C – MAY 2003 – REVISED JANUARY 2007 FEATURES • • • • • • • • Available in the Texas Instruments NanoFree Package Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G00
SCES440C
000-V
A114-A)
A115-A)
SN74AUC2G00DCUR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AUC2G00 DUAL 2-INPUT POSITIVE-NAND GATE www.ti.com SCES440C – MAY 2003 – REVISED JANUARY 2007 FEATURES • • • • • • • • Available in the Texas Instruments NanoFree Package Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G00
SCES440C
000-V
A114-A)
A115-A)
|
PDF
|
A115-A
Abstract: C101 SN74AUC2G00 SN74AUC2G00DCUR
Text: SN74AUC2G00 DUAL 2-INPUT POSITIVE-NAND GATE www.ti.com SCES440C – MAY 2003 – REVISED JANUARY 2007 FEATURES • • • • • • • • Available in the Texas Instruments NanoFree Package Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G00
SCES440C
000-V
A114-A)
A115-A)
A115-A
C101
SN74AUC2G00
SN74AUC2G00DCUR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AUC2G00 DUAL 2-INPUT POSITIVE-NAND GATE www.ti.com SCES440C – MAY 2003 – REVISED JANUARY 2007 FEATURES • • • • • • • • Available in the Texas Instruments NanoFree Package Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G00
SCES440C
000-V
A114-A)
A115-A)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AUC2G00 DUAL 2-INPUT POSITIVE-NAND GATE www.ti.com SCES440C – MAY 2003 – REVISED JANUARY 2007 FEATURES • • • • • • • • Available in the Texas Instruments NanoFree Package Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G00
SCES440C
000-V
A114-A)
A115-A)
|
PDF
|
SN74AUC2G00DCUR
Abstract: No abstract text available
Text: SN74AUC2G00 DUAL 2-INPUT POSITIVE-NAND GATE www.ti.com SCES440C – MAY 2003 – REVISED JANUARY 2007 FEATURES • • • • • • • • Available in the Texas Instruments NanoFree Package Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G00
SCES440C
000-V
A114-A)
A115-A)
SN74AUC2G00DCUR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AUC2G00 DUAL 2-INPUT POSITIVE-NAND GATE www.ti.com SCES440C – MAY 2003 – REVISED JANUARY 2007 FEATURES • • • • • • • • Available in the Texas Instruments NanoFree Package Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G00
SCES440C
000-V
A114-A)
A115-A)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AUC2G00 DUAL 2-INPUT POSITIVE-NAND GATE www.ti.com SCES440C – MAY 2003 – REVISED JANUARY 2007 FEATURES • • • • • • • • Available in the Texas Instruments NanoFree Package Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G00
SCES440C
000-V
A114-A)
A115-A)
|
PDF
|
SN74AUC2G00DCUR
Abstract: No abstract text available
Text: SN74AUC2G00 DUAL 2-INPUT POSITIVE-NAND GATE www.ti.com SCES440C – MAY 2003 – REVISED JANUARY 2007 FEATURES • • • • • • • • Available in the Texas Instruments NanoFree Package Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G00
SCES440C
000-V
A114-A)
A115-A)
SN74AUC2G00DCUR
|
PDF
|
SN74AUC2G00DCUR
Abstract: No abstract text available
Text: SN74AUC2G00 DUAL 2-INPUT POSITIVE-NAND GATE www.ti.com SCES440C – MAY 2003 – REVISED JANUARY 2007 FEATURES • • • • • • • • Available in the Texas Instruments NanoFree Package Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G00
SCES440C
000-V
A114-A)
A115-A)
SN74AUC2G00DCUR
|
PDF
|
|
|
SN74AUC2G00DCUR
Abstract: No abstract text available
Text: SN74AUC2G00 DUAL 2-INPUT POSITIVE-NAND GATE www.ti.com SCES440C – MAY 2003 – REVISED JANUARY 2007 FEATURES • • • • • • • • Available in the Texas Instruments NanoFree Package Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G00
SCES440C
000-V
A114-A)
A115-A)
SN74AUC2G00DCUR
|
PDF
|