SN74ALVC10
Abstract: No abstract text available
Text: SN74ALVC10 TRIPLE 3-INPUT POSITIVE-NAND GATE SCES106D – JULY 1997 – REVISED OCTOBER 1998 D D D D EPIC Enhanced-Performance Implanted CMOS Submicron Process ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
|
Original
|
SN74ALVC10
SCES106D
MIL-STD-883,
SN74ALVC10
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74ALVC10 TRIPLE 3-INPUT POSITIVE-NAND GATE SCES106D – JULY 1997 – REVISED OCTOBER 1998 D EPIC Enhanced-Performance Implanted D D D D, DGV, OR PW PACKAGE (TOP VIEW CMOS) Submicron Process ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V
|
Original
|
SN74ALVC10
SCES106D
MIL-STD-883,
|
PDF
|
FT 4013 d dual flip flop
Abstract: FT 4013 D flip flop 74HC octal bidirectional latch 74HCT 4013 DATASHEET 4511 pin configuration SN7432 fairchild CMOS TTL Logic Family Specifications 7805 acv Datasheet of decade counter CD 4017 sn74154
Text: T H E W O R L D L E A D E R I N L O G I C P R O D U C T S Logic Selection Guide February 2000 1999 EEProduct News PRODUCTS OF THE YEAR AWARD New products for prototype design AVC Advanced Very-Low-Voltage CMOS Logic See Section 4 LOGIC OVERVIEW 1 FUNCTIONAL INDEX
|
Original
|
|
PDF
|
T flip flop IC
Abstract: pin designation for CD40110B IC 74LS series logic gates 3 input or gate FT 4013 d dual flip flop ic cmos 4011 CD4001* using NAND gates IC CD 4033 pin configuration Quad 2 input nand gate cd 4093 FT 4013 D flip flop 74HCT 4013 DATASHEET
Text: T H E W O R L D L E A D E R I N L O G I C P R O D U C T S Logic Selection Guide February 2000 1999 EEProduct News PRODUCTS OF THE YEAR AWARD New products for prototype design AVC Advanced Very-Low-Voltage CMOS Logic See Section 4 LOGIC OVERVIEW 1 FUNCTIONAL INDEX
|
Original
|
|
PDF
|
CMOS Data Book Texas Instruments Incorporated
Abstract: SN74ALB16244 SN74ALB16245 SN74ALVC00 SN74ALVC04 SN74ALVC08 SN74ALVC10 SN74ALVC125 SN74ALVC14 SN74ALVC32
Text: General Information ALVC Gates/Octals ALVC Widebus/Widebus+ ALVC Widebus With Series Damping Resistors ALVC Dual-Supply-Voltage Translators SSTL HSTL ALB Mechanical Data Output Derating Curves A ALVC Advanced Low-Voltage CMOS Data Book Including SSTL, HSTL, and ALB
|
Original
|
10-pF
CMOS Data Book Texas Instruments Incorporated
SN74ALB16244
SN74ALB16245
SN74ALVC00
SN74ALVC04
SN74ALVC08
SN74ALVC10
SN74ALVC125
SN74ALVC14
SN74ALVC32
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74ALVC10 TRIPLE 3-INPUT POSITIVE-NAND GATE S C E S 106D -JU LY 1997-R E V IS E D OCTOBER 1998 • EPIC Enhanced-Performance Implanted CMOS Submicron Process • ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
|
OCR Scan
|
SN74ALVC10
1997-R
MIL-STD-883,
JESD17
|
PDF
|