74ACT11244
Abstract: SCAS006C
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C – AUGUST 1987 – REVISED APRIL 1996 D DB, DW, NT, OR PW PACKAGE TOP VIEW 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
74ACT11244
SCAS006C
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C − AUGUST 1987 − REVISED APRIL 1996 D 3-State Outputs Drive Bus Lines or Buffer DB, DW, NT, OR PW PACKAGE TOP VIEW Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C – AUGUST 1987 – REVISED APRIL 1996 D DB, DW, NT, OR PW PACKAGE TOP VIEW 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
19tents
74ACT11244NT
74ACT11244PWLE
74ACT11244PWR
|
PDF
|
74ACT11244
Abstract: 74ACT11244DBLE 74ACT11244DBR 74ACT11244DW 74ACT11244DWR 74ACT11244NSR 74ACT11244NT 74ACT11244PW
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C – AUGUST 1987 – REVISED APRIL 1996 D DB, DW, NT, OR PW PACKAGE TOP VIEW 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
74ACT11244
74ACT11244DBLE
74ACT11244DBR
74ACT11244DW
74ACT11244DWR
74ACT11244NSR
74ACT11244NT
74ACT11244PW
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C – AUGUST 1987 – REVISED APRIL 1996 D DB, DW, NT, OR PW PACKAGE TOP VIEW 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
19LLAS,
MTSS001C
4040064/F
MO-153
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C – AUGUST 1987 – REVISED APRIL 1996 D DB, DW, NT, OR PW PACKAGE TOP VIEW 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C – AUGUST 1987 – REVISED APRIL 1996 D DB, DW, NT, OR PW PACKAGE TOP VIEW 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
19ING
scyd013
sdyu001x
sgyc003d
scyb017a
|
PDF
|
74ACT11244D
Abstract: No abstract text available
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C – AUGUST 1987 – REVISED APRIL 1996 D DB, DW, NT, OR PW PACKAGE TOP VIEW 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
19pplication
74ACT11244D
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C – AUGUST 1987 – REVISED APRIL 1996 D DB, DW, NT, OR PW PACKAGE TOP VIEW 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
|
PDF
|
at244
Abstract: ACT11244
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C − AUGUST 1987 − REVISED APRIL 1996 D 3-State Outputs Drive Bus Lines or Buffer DB, DW, NT, OR PW PACKAGE TOP VIEW Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
at244
ACT11244
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C − AUGUST 1987 − REVISED APRIL 1996 D 3-State Outputs Drive Bus Lines or Buffer DB, DW, NT, OR PW PACKAGE TOP VIEW Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C – AUGUST 1987 – REVISED APRIL 1996 D DB, DW, NT, OR PW PACKAGE TOP VIEW 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
19pplication
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C − AUGUST 1987 − REVISED APRIL 1996 D 3-State Outputs Drive Bus Lines or Buffer DB, DW, NT, OR PW PACKAGE TOP VIEW Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
|
PDF
|
74ACT11244DBRE4
Abstract: 74ACT11244DW 74ACT11244DWE4 74ACT11244DWR 74ACT11244DWRE4 74ACT11244 74ACT11244DBLE 74ACT11244DBR
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C – AUGUST 1987 – REVISED APRIL 1996 D DB, DW, NT, OR PW PACKAGE TOP VIEW 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
74ACT11244DBRE4
74ACT11244DW
74ACT11244DWE4
74ACT11244DWR
74ACT11244DWRE4
74ACT11244
74ACT11244DBLE
74ACT11244DBR
|
PDF
|
|
|
74ACT11244
Abstract: 74ACT11244DBLE 74ACT11244DBR 74ACT11244DBRE4 74ACT11244DBRG4 74ACT11244DW 74ACT11244DWE4 74ACT11244DWG4
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C – AUGUST 1987 – REVISED APRIL 1996 D DB, DW, NT, OR PW PACKAGE TOP VIEW 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
74ACT11244
74ACT11244DBLE
74ACT11244DBR
74ACT11244DBRE4
74ACT11244DBRG4
74ACT11244DW
74ACT11244DWE4
74ACT11244DWG4
|
PDF
|
74ACT11244
Abstract: No abstract text available
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C – AUGUST 1987 – REVISED APRIL 1996 D DB, DW, NT, OR PW PACKAGE TOP VIEW 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
74ACT11244
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C – AUGUST 1987 – REVISED APRIL 1996 D DB, DW, NT, OR PW PACKAGE TOP VIEW 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
19pplication
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C − AUGUST 1987 − REVISED APRIL 1996 D 3-State Outputs Drive Bus Lines or Buffer DB, DW, NT, OR PW PACKAGE TOP VIEW Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
|
PDF
|
74ACT11244DBR
Abstract: 74ACT11244 74ACT11244DBLE 74ACT11244DBRE4 74ACT11244DBRG4 74ACT11244DW 74ACT11244DWE4 74ACT11244DWG4
Text: 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C – AUGUST 1987 – REVISED APRIL 1996 D DB, DW, NT, OR PW PACKAGE TOP VIEW 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
74ACT11244
SCAS006C
500-mA
300-mil
74ACT11244DBR
74ACT11244
74ACT11244DBLE
74ACT11244DBRE4
74ACT11244DBRG4
74ACT11244DW
74ACT11244DWE4
74ACT11244DWG4
|
PDF
|
CY37032V
Abstract: delta39k 74ACT11244 74ACT11374 SN74LVC374A SN74LVC541A SN74LVCC3245A DIODE ZENER 3.1V 005X5
Text: PRELIMINARY Interfacing Delta39K and Quantum38K™ CPLDs to 5V Devices Introduction Operating voltages for digital systems have dropped from 5V to 3V or lower, because of the demand for higher-speed logic families that use ICs with smaller geometries. Contributing to
|
Original
|
Delta39KTM
Quantum38KTM
CY37032V
delta39k
74ACT11244
74ACT11374
SN74LVC374A
SN74LVC541A
SN74LVCC3245A
DIODE ZENER 3.1V
005X5
|
PDF
|
FT 4013 d dual flip flop
Abstract: FT 4013 D flip flop 74HC octal bidirectional latch 74HCT 4013 DATASHEET 4511 pin configuration SN7432 fairchild CMOS TTL Logic Family Specifications 7805 acv Datasheet of decade counter CD 4017 sn74154
Text: T H E W O R L D L E A D E R I N L O G I C P R O D U C T S Logic Selection Guide February 2000 1999 EEProduct News PRODUCTS OF THE YEAR AWARD New products for prototype design AVC Advanced Very-Low-Voltage CMOS Logic See Section 4 LOGIC OVERVIEW 1 FUNCTIONAL INDEX
|
Original
|
|
PDF
|
SN74HC02 Spice model
Abstract: philips semiconductor data handbook SDAD001C SDFD001B SCAD001D SN7497 spice model SN74AHC14 spice Transistor Crossreference SLLS210 ci ttl sn74ls00
Text: LOGIC OVERVIEW 1 FUNCTIONAL INDEX 2 FUNCTIONAL CROSSĆREFERENCE 3 DEVICE SELECTION GUIDE 4 3 LOGIC SELECTION GUIDE FIRST QUARTER 1997 IMPORTANT NOTICE Texas Instruments TI reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest
|
Original
|
|
PDF
|
transistor fn 1016
Abstract: SN74HC1G00 SCAD001D sn74154 SN74ALVC1G32 JK flip flop IC SDFD001B philips 18504 FB 3306 CMOS Data Book Texas Instruments Incorporated
Text: W O R L D L Logic Selection Guide August 1998 E A D E R I N L O G I C P R O D U C T S LOGIC OVERVIEW 1 FUNCTIONAL INDEX 2 FUNCTIONAL CROSSĆREFERENCE 3 DEVICE SELECTION GUIDE 4 3 LOGIC SELECTION GUIDE AUGUST 1998 IMPORTANT NOTICE Texas Instruments and its subsidiaries TI reserve the right to make changes to their products or
|
Original
|
|
PDF
|
T flip flop IC
Abstract: pin designation for CD40110B IC 74LS series logic gates 3 input or gate FT 4013 d dual flip flop ic cmos 4011 CD4001* using NAND gates IC CD 4033 pin configuration Quad 2 input nand gate cd 4093 FT 4013 D flip flop 74HCT 4013 DATASHEET
Text: T H E W O R L D L E A D E R I N L O G I C P R O D U C T S Logic Selection Guide February 2000 1999 EEProduct News PRODUCTS OF THE YEAR AWARD New products for prototype design AVC Advanced Very-Low-Voltage CMOS Logic See Section 4 LOGIC OVERVIEW 1 FUNCTIONAL INDEX
|
Original
|
|
PDF
|