Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    RXOUT16 Search Results

    RXOUT16 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: DS90CR486 www.ti.com SNLS149C – FEBRUARY 2003 – REVISED MARCH 2013 DS90CR486 133MHz 48-Bit Channel Link Deserializer 6.384 Gbps Check for Samples: DS90CR486 FEATURES 1 • • • • • • 2 • • • • • Up to 6.384 Gbps Throughput 66MHz to 133MHz Input Clock Support


    Original
    DS90CR486 SNLS149C DS90CR486 133MHz 48-Bit 66MHz 133MHz 100-pin PDF

    Untitled

    Abstract: No abstract text available
    Text: LM98620 www.ti.com SNAS426B – FEBRUARY 2008 – REVISED JANUARY 2014 LM98620 10-Bit 70 MSPS 6 Channel Imaging Signal Processor with LVDS Output Check for Samples: LM98620 FEATURES KEY SPECIFICATIONS CONTINUED • • • • • 1 • • • • • •


    Original
    LM98620 SNAS426B LM98620 10-Bit PDF

    LCD TV T-con board 41 pin name

    Abstract: LVDS connector 20 pins LCD 13.3 invc784 TX43D55VM0BAA tx43d FI-X30SSL-HF minolta ccfl fi-x30c2l-npb TX43D55 Konica lcd
    Text: RECORD OF REVISION Date Feb. 12, 2009 The upper section : Before revision The lower section : After revision Sheet No. Page 3284PS2613-TX43D55VM0BAA-1 13-3/4 3284PS2613-TX43D55VM0BAA-2 13-3/4 3284PS2613-TX43D55VM0BAA-1 13-4/4 3284PS2613-TX43D55VM0BAA-2 13-4/4


    Original
    3284PS2613-TX43D55VM0BAA-1 3284PS2613-TX43D55VM0BAA-2 3284PS TX43D55VM0BAA-2 TX43D55VM0BAA LCD TV T-con board 41 pin name LVDS connector 20 pins LCD 13.3 invc784 TX43D55VM0BAA tx43d FI-X30SSL-HF minolta ccfl fi-x30c2l-npb TX43D55 Konica lcd PDF

    VXIS Technology

    Abstract: LVDS 31 pin lvds cable 20 pins
    Text: VX3321 Product Specification LVDS 28-bit Channel Link Receiver-85MHz DESCRIPTION ABSOLUTE MAXIMUM RATINGS The VX3321 rec eiver c onverts the four LVDS data streams back into 28 bits of CMOS/TTL data . n n n n This c hips et is the ideal s olution to resolv e EMI and cable size problems


    Original
    VX3321 28-bit Receiver-85MHz VX3321 VXIS Technology LVDS 31 pin lvds cable 20 pins PDF

    Untitled

    Abstract: No abstract text available
    Text: DS90CR287/DS90CR288A +3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link-85 MHz General Description Features The DS90CR287 transmitter converts 28 bits of LVCMOS/ LVTTL data into four LVDS Low Voltage Differential Signaling data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link.


    Original
    DS90CR287/DS90CR288A 28-Bit Link-85 DS90CR287 DS90CR288A PDF

    TFT MOBILE DISPLAY diagrams

    Abstract: 2SK1059 LTA104S1-L01 2SK1399 DF19L-20P-1H DS90CF363 DS90CF364 DS90CF364A lvds display Samsung
    Text: Product Information ISSUE DATE : 2003-12-17 MODEL :LTA104S1-L01 NOTE : This product information is subject to change without notice. For current product information or updates please contact the R&D department PREPARED BY : Mobile Display Development Team


    Original
    LTA104S1-L01 05-000-G-031217 TFT MOBILE DISPLAY diagrams 2SK1059 LTA104S1-L01 2SK1399 DF19L-20P-1H DS90CF363 DS90CF364 DS90CF364A lvds display Samsung PDF

    Untitled

    Abstract: No abstract text available
    Text: DS90CF386/DS90CF366 +3.3V LVDS Receiver 24-Bit Flat Panel Display FPD Link —85 MHz, +3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) Link—85 MHz This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.


    Original
    DS90CF386/DS90CF366 24-Bit-Color Link--85 18-Bit-Color 24-Bit 18-Bit DS90CF386 PDF

    Untitled

    Abstract: No abstract text available
    Text: DS92LV3221/DS92LV3222 20-50 MHz 32-Bit Channel Link II Serializer/Deserializer General Description Features The DS92LV3221 SER serializes a 32-bit data bus into 2 embedded clock LVDS serial channels for a data payload rate up to 1.6 Gbps over cables such as CATx, or backplanes FR-4


    Original
    DS92LV3221/DS92LV3222 32-Bit DS92LV3221 DS92LV3222 PDF

    Untitled

    Abstract: No abstract text available
    Text: 19-2864; Rev 4; 3/05 Programmable DC-Balance 21-Bit Deserializers The MAX9210/MAX9212/MAX9214/MAX9216/MAX9220/ MAX9222 deserialize three LVDS serial data inputs into 21 single-ended LVCMOS/LVTTL outputs. A parallel rate LVDS clock received with the LVDS data streams provides timing for deserialization. The outputs have a separate supply, allowing 1.8V to 5V output logic levels.


    Original
    21-Bit MAX9210/MAX9212/MAX9214/MAX9216/MAX9220/ MAX9222 MAX9209/MAX9211/MAX9213/ MAX9215 MAX9210/MAX9212/MAX9214/MAX9216 D222EUM MAX9220EUM PDF

    lcd LVDS display 14 pin connector fujitsu

    Abstract: D14H-20P-1 display 162 rx2 0313 162 LCD Display Tech FLCL-39 FLC43XWC8V
    Text: To : Specification of FUJITSU TFT-LCD module FLC43XWC8V-06A Approval Date: By : This Product is designed, developed and manufactured as contemplated for general use, including without limitation, general office use, personal use, household use, and ordinary industrial use, but is not designed,


    Original
    FLC43XWC8V-06A LCD-00281 lcd LVDS display 14 pin connector fujitsu D14H-20P-1 display 162 rx2 0313 162 LCD Display Tech FLCL-39 FLC43XWC8V PDF

    LCD TV T-con board 41 pin name

    Abstract: NA19026-C281 TCON 102A C1024 NA19026 Fujitsu inverter flcv-08
    Text: To : Specification of FDTC TFT-LCD module FLC48SXC8V-11AA Approval Date: By : This Product is designed, developed and manufactured as contemplated for general use, including without limitation, general office use, personal use, household use, and ordinary industrial use, but is not designed,


    Original
    FLC48SXC8V-11AA LCD TV T-con board 41 pin name NA19026-C281 TCON 102A C1024 NA19026 Fujitsu inverter flcv-08 PDF

    LCD TV T-con board 41 pin name

    Abstract: lvds core power down corrugated SHEET FLC51UXC8V-10L NA19025
    Text: To : Specification of FUJITSU TFT-LCD module FLC51UXC8V-10LA Approval Date: By : This Product is designed, developed and manufactured as contemplated for general use, including without limitation, general office use, personal use, household use, and ordinary industrial use, but is not designed,


    Original
    FLC51UXC8V-10LA LCD-00279 LCD TV T-con board 41 pin name lvds core power down corrugated SHEET FLC51UXC8V-10L NA19025 PDF

    GE-4

    Abstract: TxIN10 C365 C385 C387 DS90C365 DS90C385 DS90C387 DS90CF384A DS90CF388
    Text: National Semiconductor Application Note 1127 Michael Hinh May 1999 INTRODUCTION The purpose of this application note is to provide the data mapping to ensure interoperability between the LVDS display interface DS90C387/DS90CF388 chipset and 18-bit or 24-bit FPD-Link devices. This data mapping must be


    Original
    DS90C387/DS90CF388 18-bit 24-bit 18-bit AN-1127 GE-4 TxIN10 C365 C385 C387 DS90C365 DS90C385 DS90C387 DS90CF384A DS90CF388 PDF

    TA 7129

    Abstract: THC63LVDF84 TISN65LVDS94 vp386 7025 tube receiver LVDS DS90CF386 LVDS Transmitter THine
    Text: DATASHEET ADVANCE INFORMATION IDTVP386 8/28-BIT LVDS RECEIVER FOR VIDEO General Description Features The VP386 is an ideal LVDS receiver that converts 4-pair LVDS data streams into parallel 28 bits of CMOS/TTL data with bandwidth up to 2.8 Gbps throughput or 350 Mbytes


    Original
    IDTVP386 8/28-BIT VP386 DS90CF386, THC63LVDF84, TISN65LVDS94 56-pin TA 7129 THC63LVDF84 TISN65LVDS94 7025 tube receiver LVDS DS90CF386 LVDS Transmitter THine PDF

    DS90CR216A

    Abstract: DS90CR218A MAX9210 MAX9215 MAX9222
    Text: 19-2864; Rev 4; 3/05 Programmable DC-Balance 21-Bit Deserializers The MAX9210/MAX9212/MAX9214/MAX9216/MAX9220/ MAX9222 deserialize three LVDS serial data inputs into 21 single-ended LVCMOS/LVTTL outputs. A parallel rate LVDS clock received with the LVDS data streams provides timing for deserialization. The outputs have a separate supply, allowing 1.8V to 5V output logic levels.


    Original
    21-Bit MAX9210/MAX9212/MAX9214/MAX9216/MAX9220/ MAX9222 MAX9209/MAX9211/MAX9213/ MAX9215 MAX9210/MAX9212/MAX9214/MAX9216 DS90CR216A DS90CR218A MAX9210 PDF

    6pin tft lcd inverter board

    Abstract: D14H-20P-1 DS90CF385
    Text: To : Specification of FUJITSU TFT-LCD module FLC56XWC8V-01 Approval Date: By : This Product is designed, developed and manufactured as contemplated for general use, including without limitation, general office use, personal use, household use, and ordinary industrial use, but is not designed,


    Original
    FLC56XWC8V-01 LCD-00234 6pin tft lcd inverter board D14H-20P-1 DS90CF385 PDF

    lcd LVDS display 14 pin connector fujitsu

    Abstract: Pixel Magic 35 fi-x30m NA19002 NA19002-4243 FLCB-12 lvds display fujitsu lvds 30 pin
    Text: To : Specification of Fast Response Time Driving Circuit for 19 inch SXGA TFT-LCD FLCB-12 Approval Date: By : This Product is designed, developed and manufactured as contemplated for general use, including without limitation, general office use, personal use, household use, and ordinary industrial use, but is not designed,


    Original
    FLCB-12 lcd LVDS display 14 pin connector fujitsu Pixel Magic 35 fi-x30m NA19002 NA19002-4243 FLCB-12 lvds display fujitsu lvds 30 pin PDF

    LCD TV T-con board 41 pin name

    Abstract: SS26E4175E8550C2882710S FLCL-38 ccfl sanken fujitsu optical module FLC51UXC8V-11LA 4100004
    Text: To : Specification of FUJITSU TFT-LCD module FLC51UXC8V-11LA Approval Date: By : This Product is designed, developed and manufactured as contemplated for general use, including without limitation, general office use, personal use, household use, and ordinary industrial use, but is not designed,


    Original
    FLC51UXC8V-11LA LCD-00280 LCD TV T-con board 41 pin name SS26E4175E8550C2882710S FLCL-38 ccfl sanken fujitsu optical module FLC51UXC8V-11LA 4100004 PDF

    MAX9220EUM

    Abstract: No abstract text available
    Text: 19-2864; Rev 1; 10/03 Programmable DC-Balance 21-Bit Deserializers The MAX9210/MAX9212/MAX9214/MAX9216/MAX9220/ MAX9222 feature programmable DC balance, which allows isolation between a serializer and deserializer using AC-coupling. A deserializer decodes data transmitted by a MAX9209/MAX9211/MAX9213/MAX9215


    Original
    21-Bit MAX9210/MAX9212/MAX9214/MAX9216/MAX9220/ MAX9222 MAX9209/MAX9211/MAX9213/MAX9215 MAX9210/MAX9212/MAX9214/MAX9216 DS90CR216A DS90CR218A. MAX9220/MAX9222 non-DC-balanMAX9220/MAX9222 MAX9220EUM PDF

    TM150XG-02L02E

    Abstract: cfl circuit diagram BHSR-02VS-1 CXA-L0612A-VJL FI-SEB20P-HF10 SN75LVDS86A sanyo tft screen sanyo LVDS 800
    Text: NOTICES 1. The contents stated in this document and the product may be subject to change without prior notice. When you kindly study to use this product, please ask our distributor or us for the latest information. 2. This product is developed and produced for usage onto normal electronic


    Original
    TM150XG-02L02E cfl circuit diagram BHSR-02VS-1 CXA-L0612A-VJL FI-SEB20P-HF10 SN75LVDS86A sanyo tft screen sanyo LVDS 800 PDF

    Untitled

    Abstract: No abstract text available
    Text: 19-3641; Rev 1; 10/07 Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers The MAX9234/MAX9236/MAX9238 deserialize three LVDS serial-data inputs into 21 single-ended LVCMOS/LVTTL outputs. A parallel-rate LVDS clock received with the LVDS data streams provides timing for


    Original
    21-Bit, MAX9234/MAX9236/MAX9238 MAX9209/MAX9211/ MAX9213/MAX9215 MAX9234 MAX9234/MAX9236/MAX9238 PDF

    DS90CF364A

    Abstract: DS90CF384A DS90CF384AMTD DS90CF384ASLC MTD56
    Text: DS90CF384A/DS90CF364A +3.3V LVDS Receiver 24-Bit Flat Panel Display FPD Link—65 MHz, +3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) Link—65 MHz General Description The DS90CF384A receiver converts the four LVDS data streams (Up to 1.8 Gbps throughput or 227 Megabytes/sec


    Original
    DS90CF384A/DS90CF364A 24-Bit Link--65 18-Bit DS90CF384A DS90CF364A DS90C383A/DSorm 24-Bit-Color DS90CF384AMTD DS90CF384ASLC MTD56 PDF

    sharp lvds connector pinout

    Abstract: sharp lcd panel pinout LVDS connector 40 pins NAME AN100098 26 pin flex cable lcd LVDS connector 26 pins sharp LVDS connector 26 pins LCD AN-1085 AN-905 DS90CF384
    Text: National Semiconductor Application Note 1085 John Goldie June 1999 INTRODUCTION The Flat Panel Display Link FPD-Link Transmitter’s function is to convert a wide parallel TTL bus into a smaller faster LVDS interface, and the Receiver’s function is to recover the


    Original
    AN-1085 sharp lvds connector pinout sharp lcd panel pinout LVDS connector 40 pins NAME AN100098 26 pin flex cable lcd LVDS connector 26 pins sharp LVDS connector 26 pins LCD AN-1085 AN-905 DS90CF384 PDF

    S-PQFP-G64 Package FOOTPRINT DATA

    Abstract: No abstract text available
    Text: DS92LV3221, DS92LV3222 www.ti.com SNLS319C – OCTOBER 2009 – REVISED APRIL 2013 DS92LV3221/DS92LV3222 20-50 MHz 32-Bit Channel Link II Serializer / Deserializer Check for Samples: DS92LV3221, DS92LV3222 FEATURES APPLICATIONS • • 1 2 • • • •


    Original
    DS92LV3221, DS92LV3222 SNLS319C DS92LV3221/DS92LV3222 32-Bit S-PQFP-G64 Package FOOTPRINT DATA PDF