PEELTM18CV8 Search Results

PEELTM18CV8 Datasheets Context Search

Catalog Datasheet	MFG & Type	PDF	Document Tags
PAL16V8 Abstract: 18CV8Z PEEL18CV8ZJ-25 Text: To Notfind recommended out if the package for New you designs need isavailable, contactcontact factoryCustomer for availability Service PEEL 18CV8Z -25 CMOS Programmable Electrically Erasable Logic Device Features Ultra Low Power Operation - Vcc = 5 Volts ±10%	Original	PDF	18CV8Z PAL16V8 PEEL18CV8ZJ-25
PAL16V8 Abstract: 16V8 18CV8 PEEL18CV8ZJ-25 PEEL18CV8ZP-25 PEEL18CV8ZS-25 PEEL18CV8ZJ25 PEEL18CV8ZP-25L Text: PEEL 18CV8Z -25 CMOS Programmable Electrically Erasable Logic Device Features Ultra Low Power Operation - Vcc = 5 Volts ±10% - Icc = 10 µA typical at standby - Icc = 2 mA (typical) at 1 MHz Architectural Flexibility - Enhanced architecture fits in more logic	Original	PDF	18CV8Z PAL16V8 16V8 18CV8 PEEL18CV8ZJ-25 PEEL18CV8ZP-25 PEEL18CV8ZS-25 PEEL18CV8ZJ25 PEEL18CV8ZP-25L
pal16v8 Abstract: dec mer PEEL18CV8ZP-25L Text: ic PEEL 18CV8Z -25 CMOS Programmable Electrically Erasable Logic Device Features Ultra Low Power Operation - Vcc = 5 Volts ±10% - Icc = 10 µA typical at standby - Icc = 2 mA (typical) at 1 MHz Architectural Flexibility - Enhanced architecture fits in more logic	Original	PDF	18CV8Z Pro1-9600 pal16v8 dec mer PEEL18CV8ZP-25L
PEEL18CV8P-15 Abstract: PEEL18CV8S-7 Text: Not recommended for New designs contact factory for availability PEEL 18CV8 -7/-10/-15/-25 CMOS Programmable Electrically Erasable Logic Device Features Architectural Flexibility - Enhanced architecture fits in more logic - 74 product terms x 36 input AND array	Original	PDF	18CV8 25MHz PEEL18CV8P-15 PEEL18CV8S-7
PEEL18CV8P-15 Abstract: PEEL18CV8J-10 PEEL18CV8P 18CV8 PEEL18CV8P-25L PEEL18CV PEEL18CV8J-25 PEEL18CV8JI-25 PEEL18CV8P-25 PEEL18CV8J-7 Text: PEEL 18CV8 -7/-10/-15/-25 CMOS Programmable Electrically Erasable Logic Device Features Architectural Flexibility - Enhanced architecture fits in more logic - 74 product terms x 36 input AND array - 10 inputs and 8 I/O pins - 12 possible macrocell configurations	Original	PDF	18CV8 25MHz PEEL18CV8P-15 PEEL18CV8J-10 PEEL18CV8P PEEL18CV8P-25L PEEL18CV PEEL18CV8J-25 PEEL18CV8JI-25 PEEL18CV8P-25 PEEL18CV8J-7
18CV8 Abstract: No abstract text available Text: Not recommended for New designs contact factory for availability PEEL 18CV8 -7/-10/-15/-25 CMOS Programmable Electrically Erasable Logic Device Features Architectural Flexibility - Enhanced architecture fits in more logic - 74 product terms x 36 input AND array	Original	PDF	18CV8 25MHz