smd K2F
Abstract: smd diode K2F din en iso 10664 J58-J5E K117 datasheet RGC W5 transistor k117 812e3 K117 DS3171N
Text: DS3171/DS3172/DS3173/DS3174 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers www.maxim-ic.com GENERAL DESCRIPTION FUNCTIONAL DIAGRAM The DS3171, DS3172, DS3173, and DS3174 DS317x combine a DS3/E3 framer(s) and LIU(s) to interface to as many as four DS3/E3 physical copper
|
Original
|
PDF
|
DS3171/DS3172/DS3173/DS3174
DS3171,
DS3172,
DS3173,
DS3174
DS317x)
DS3171*
DS3171N*
DS3172*
DS3172N*
smd K2F
smd diode K2F
din en iso 10664
J58-J5E
K117 datasheet
RGC W5
transistor k117
812e3
K117
DS3171N
|
SEN 1327
Abstract: smd H1A smd transistor h2a transistor H1A smd 1323CK h1a smd H1A transistor SMD smd transistor H1a SMD H2A transistor smd H1A
Text: CXD3609R Timing Generator for Progressive Scan CCD Image Sensor Description The CXD3609R is a timing generator IC which generates the timing pulses for performing progressive scan using the ICX274 CCD image sensor. Features • Base oscillation frequency 57.2/72MHz
|
Original
|
PDF
|
CXD3609R
CXD3609R
ICX274
2/72MHz
48PIN
LQFP-48P-L01
LQFP048-P-0707
SEN 1327
smd H1A
smd transistor h2a
transistor H1A smd
1323CK
h1a smd
H1A transistor SMD
smd transistor H1a
SMD H2A
transistor smd H1A
|
Untitled
Abstract: No abstract text available
Text: Feed-through terminal block - HDFKV 95 - 0709547 Please be informed that the data shown in this PDF Document is generated from our Online Catalog. Please find the complete data in the user's documentation. Our General Terms of Use for Downloads are valid
|
Original
|
PDF
|
com/us/produkte/0709547
|
3256E
Abstract: No abstract text available
Text: ispLSI 3256E High Density Programmable Logic Functional Block Diagram G3 H0 A0 A1 OR Array A2 A3 ORP ORP • IN-SYSTEM PROGRAMMABLE — 5V In-System Programmable ISP using Lattice ISP or Boundary Scan Test (IEEE 1149.1) Protocol — Increased Manufacturing Yields, Reduced Time-toMarket, and Improved Product Quality
|
Original
|
PDF
|
3256E
3256E
|
STM32W108 user manual
Abstract: STM32W108 register STM32W108CC STM32W108CB marking c1g st 9121 csr bluetooth adc STM32W108CB user manual STM32W108 zigbee user manual STM32W108HB
Text: STM32W108HB STM32W108CC STM32W108CB STM32W108CZ High-performance, IEEE 802.15.4 wireless system-on-chip with up to 256 Kbytes of embedded Flash memory Datasheet −production data Features • ■ ■ ■ Complete system-on-chip – 32-bit ARM Cortex -M3 processor
|
Original
|
PDF
|
STM32W108HB
STM32W108CC
STM32W108CB
STM32W108CZ
32-bit
128/192/256-Kbyte
8/12/16-Kbyte
AES128
STM32W108 user manual
STM32W108 register
marking c1g
st 9121
csr bluetooth adc
STM32W108CB user manual
STM32W108 zigbee user manual
|
MAX 232 internal block diagram
Abstract: IEC 947-7-1 terminal block
Text: Module no:3010013 LabelId:3010013 Operator:Phoenix 18:55:28, Donnerstag, 28. Juni 2001 UKH 95 Terminal width 25.0 IEC rigid [mm ] solid 2 flexible stranded AWG I U [A] [V] IEC 947-7-1 25-95 35-95 4-000 232 1000 EN 50 019 * 25-95 35-95 – 210 726 * Certificate no.: KEMA Ex-95.D.4411U
|
Original
|
PDF
|
Ex-95
4411U
2-25/UKH
3-25/UKH
MAX 232 internal block diagram
IEC 947-7-1 terminal block
|
Untitled
Abstract: No abstract text available
Text: STM32W108HB STM32W108CC STM32W108CB STM32W108CZ High-performance, IEEE 802.15.4 wireless system-on-chip with up to 256 Kbytes of embedded Flash memory Datasheet −production data Features • ■ ■ ■ Complete system-on-chip – 32-bit ARM Cortex -M3 processor
|
Original
|
PDF
|
STM32W108HB
STM32W108CC
STM32W108CB
STM32W108CZ
32-bit
128/192/256-Kbyte
8/12/16-Kbyte
AES128
|
Untitled
Abstract: No abstract text available
Text: ispLSI 3256E In-System Programmable High Density PLD Functional Block Diagram G3 H0 A0 A1 OR Array A2 A3 ORP ORP • IN-SYSTEM PROGRAMMABLE — 5V In-System Programmable ISP using Lattice ISP or Boundary Scan Test (IEEE 1149.1) Protocol — Increased Manufacturing Yields, Reduced Time-toMarket, and Improved Product Quality
|
Original
|
PDF
|
3256E
0212/3256E
3256E-100LM
3256E-100LB320
3256E-70LM
3256E-70LB320
304-Pin
320-Ball
|
3256E
Abstract: No abstract text available
Text: ispLSI 3256E In-System Programmable High Density PLD Functional Block Diagram G3 H0 A0 A1 OR Array A2 A3 ORP ORP • IN-SYSTEM PROGRAMMABLE — 5V In-System Programmable ISP using Lattice ISP or Boundary Scan Test (IEEE 1149.1) Protocol — Increased Manufacturing Yields, Reduced Time-toMarket, and Improved Product Quality
|
Original
|
PDF
|
3256E
3256E-100LQ1
304-Pin
3256E-100LQA
3256E-100LB320
320-Ball
3256E-70LQ1
3256E-70LQA
3256E
|
3256E
Abstract: No abstract text available
Text: ispLSI 3256E In-System Programmable High Density PLD Functional Block Diagram G3 H0 A0 A1 OR Array A2 A3 ORP ORP • IN-SYSTEM PROGRAMMABLE — 5V In-System Programmable ISP using Lattice ISP or Boundary Scan Test (IEEE 1149.1) Protocol — Increased Manufacturing Yields, Reduced Time-toMarket, and Improved Product Quality
|
Original
|
PDF
|
3256E
0212/3256E
3256E-100LM
304-Pin
3256E-100LB320
320-Ball
3256E-70LM
3256E
|
3256E
Abstract: No abstract text available
Text: ispLSI 3256E High Density Programmable Logic Functional Block Diagram G3 H0 A0 A1 OR Array A2 A3 ORP ORP • IN-SYSTEM PROGRAMMABLE — 5V In-System Programmable ISP using Lattice ISP or Boundary Scan Test (IEEE 1149.1) Protocol — Increased Manufacturing Yields, Reduced Time-toMarket, and Improved Product Quality
|
Original
|
PDF
|
3256E
0212/3256E
3256E-100LM
304-Pin
3256E-100LB320
320-Ball
3256E-70LM
3256E
|
036 84, 036 85, 036 86 rondorex w21
Abstract: kc 59 246 3256E
Text: ispLSI 3256E In-System Programmable High Density PLD Functional Block Diagram G3 H0 A0 A1 OR Array A2 A3 ORP ORP • IN-SYSTEM PROGRAMMABLE — 5V In-System Programmable ISP using Lattice ISP or Boundary Scan Test (IEEE 1149.1) Protocol — Increased Manufacturing Yields, Reduced Time-toMarket, and Improved Product Quality
|
Original
|
PDF
|
3256E
E2CMOS149
0212/3256E
3256E-100LM
304-Pin
3256E-100LB320
320-Ball
3256E-70LM
036 84, 036 85, 036 86 rondorex w21
kc 59 246
3256E
|
kc 59 246
Abstract: 3256E
Text: ispLSI 3256E In-System Programmable High Density PLD Functional Block Diagram G3 H0 A0 A1 OR Array A2 A3 ORP ORP • IN-SYSTEM PROGRAMMABLE — 5V In-System Programmable ISP using Lattice ISP or Boundary Scan Test (IEEE 1149.1) Protocol — Increased Manufacturing Yields, Reduced Time-toMarket, and Improved Product Quality
|
Original
|
PDF
|
3256E
0212/3256E
3256E-100LQ
304-Pin
3256E-100LB320
320-Ball
3256E-70LQ
kc 59 246
3256E
|
00a3r
Abstract: NORTEL CPC 1F42 motorola bipolar transistor databook st linear databook cmos logic databook ds2-s motorola cmos databook ttl databook PM4344
Text: Lunar Databook Publication Number: 84001.08/03-99 This data book applies to Lunar devices identified with the QMV1025AS5 Product Engineering Code CPC Code AO732780 PROPRIETARY INFORMATION The information contained in this document is the property of Northern Telecom. Except as
|
Original
|
PDF
|
QMV1025AS5
AO732780)
00a3r
NORTEL CPC
1F42
motorola bipolar transistor databook
st linear databook
cmos logic databook
ds2-s
motorola cmos databook
ttl databook
PM4344
|
|
|
CC2430
Abstract: Delta Electronics dps 250 db Delta Electronics dps -300HB A Delta Electronics dps -350MB A MSK DSSS 8051-COMPATIBLE CC2420 CFR47 CRC-16 SWRS036A
Text: CC2430 A True System-on-Chip solution for 2.4 GHz IEEE 802.15.4 / ZigBee Applications • • • • 2.4 GHz IEEE 802.15.4 systems ZigBee™ systems Home/building automation Industrial Control and Monitoring • • • • Low power wireless sensor networks
|
Original
|
PDF
|
CC2430
CC2430
CC2430-F32/64/128,
CC24Amplifiers
Delta Electronics dps 250 db
Delta Electronics dps -300HB A
Delta Electronics dps -350MB A
MSK DSSS
8051-COMPATIBLE
CC2420
CFR47
CRC-16
SWRS036A
|
Untitled
Abstract: No abstract text available
Text: Extract from the online catalog HDFK 95 Order No.: 0709534 Feed-through terminal block, Connection method: Screw connection, Load current : 232 A, Cross section: 35 mm² - 95 mm², AWG 2 - 3/0,
|
Original
|
PDF
|
CC-2011)
refe34
|
ICS9248
Abstract: ICS9248-50
Text: ICS9248-50 Integrated Circuit Systems, Inc. Frequency Timing Generator for Pentium II Systems General Description Features The ICS9248-50 • • ICS9248-50 • • Block Diagram • • Generates the following system clocks: - 2 CPU 2.5V up to 100MHz. - 6 PCI (3.3V) @ 33.3MHz (Includes one free
|
Original
|
PDF
|
ICS9248-50
100MHz.
318MHz.
175ps
500ps
318MHz
28-pin
MO-150
ICS9248
ICS9248-50
|
UPC8211TK
Abstract: UPC8211TK-E2
Text: NEC's SiGe LOW NOISE AMPLIFIER FOR UPC8211TK GPS/MOBILE COMMUNICATIONS INTERNAL BLOCK DIAGRAM FEATURES • LOW NOISE: NF = 1.3 dB TYP. • HIGH GAIN: GP = 18.5 dB TYP. Input 1 6 Vcc GND 2 5 GND • LOW CURRENT CONSUMPTION: ICC = 3.5 mA TYP. at VCC = 3.0 V
|
Original
|
PDF
|
UPC8211TK
UPC8211TK
UPC8211TK-E2
UPC8211TK-E2
|
Rotary Sensor quadrature .5 inch shaft 500 pulses per revolution
Abstract: push-button rotary switches I2C Rotary encoder quadrature .5 inch shaft quadrature output 500 pulses per revolution 0.5" shaft diameter rotary encoder, 500 pulses, 0.5" shaft diameter, quadrature outputs rotary encoder signal conditioning DIN 41652 50N600 pic quadrature encoder rotary encoder 500 pulses 0.5" shaft diameter quadrature
Text: Optical Encoder Absolute Encoder Type E93 / Incremental Encoder Type E94 Block diagram OPTICAL SENSORS 5 bit code word 2 phase angled pulses ABSOLUTE VALUE ENCODER INCREMENTAL ENCODER Signal processing possibilities Signal processing possibilities Direct output
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: ►1A-’ 1S*Ö. +5 V Powered RS-232/RS-422 Transceivers ANALOG ► D EV IC ES FUNCTIONAL BLOCK DIAGRAM FEATURES RS-232 and RS-422 on One Chip Single +5 V Supply 0.1 jaF Capacitors Short Circuit Protection Excellent Noise Immunity Low Power BiCMOS Technology
|
OCR Scan
|
PDF
|
RS-232/RS-422
RS-232
RS-422
RS-232
RS-422
AD7306
RS-23.
|
FLOATING POINT Co Processor
Abstract: No abstract text available
Text: DSP-E/232 ZTAT HD8178232 Digital Signal Processor-Enhanced Features The DSP-E/232 is a single chip digital signal processor that integrates peripheral functionality around the Hitachi DSP-E floating point signal processor. This product is instruction and object
|
OCR Scan
|
PDF
|
DSP-E/232
HD8178232
16-bit
FLOATING POINT Co Processor
|
Untitled
Abstract: No abstract text available
Text: Lattice ispLSr and pLSI* 3256E Semiconductor I Corporation Features High Density Programmable Logic Functional Block Diagram HIGH-DENSITY PROGRAMMABLE LOGIC — 256 I/O Pins — 11000 PLD Gates — 512 Registers — High Speed Global Interconnect — Wide Input Gating for Fast Counters, State
|
OCR Scan
|
PDF
|
3256E
304-Pin
25bE-70
fc56E-70LM
DQDS33S
|
HD8178232
Abstract: 27C256
Text: DSP-E/232 ZTAT HD8178232 Digital Signal Processor-Enhanced Features T he D S P -E /2 3 2 is a sin g le c h ip d ig ita l sig n al processor that integrates peripheral functionality around the H itachi D SP-E floating point signal processor. This product is instruction and object
|
OCR Scan
|
PDF
|
DSP-E/232
HD8178232
16-bit
D0toD15,
HD8178232
27C256
|
Untitled
Abstract: No abstract text available
Text: Lattice ispLSrand pLSI 3256E Semiconductor I Corporation High Density Programmable Logic Feature Functional Block Diagram • HIGH-DENSITY PROGRAMMABLE LOGI — 256 I/O Pins — 11000 PLD Gates — 512 Registers — High Speed Global Interconnect — Wide Input Gating for Fast Counters, Stat
|
OCR Scan
|
PDF
|
3256E
3256E-
0212/3256E
3256E-100LM
304-Pin
3256E-70LM
|
