THE ATM PHYSICAL LAYER
Abstract: Bellcore-GR-253 ATM circuit diagram TSOC PM5356 rfpo
Text: PM5356 S/UNI-622-MAX PMC-Sierra,Inc. 622 Mbit/s ATM Physical Layer Device FEATURES • Counts received section BIP-8 B1 , line BIP-24 (B2), and path BIP-8 (B3) errors, and line and path FEBEs. • Detects LOS, OOF, LOF, LAIS, LRDI, LOP, PAIS, PRDI and PERDI.
|
Original
|
PM5356
S/UNI-622-MAX
BIP-24
OC-12c
Bellcore-GR-253
PMC-1981279
THE ATM PHYSICAL LAYER
ATM circuit diagram
TSOC
PM5356
rfpo
|
PDF
|
PM5356
Abstract: rfpo
Text: PMC-Sierra,Inc. PM5356 S/UNI-622-MAX Preliminary 622 Mbit/s ATM Physical Layer Device FEATURES • Counts received section BIP-8 B1 , line BIP-24 (B2), and path BIP-8 (B3) errors, and line and path FEBEs. • Detects LOS, OOF, LOF, LAIS, LRDI, LOP, PAIS, PRDI and PERDI.
|
Original
|
PM5356
S/UNI-622-MAX
BIP-24
OC-12c
Bellcore-GR-253
PMC-981279
PM5356
rfpo
|
PDF
|
STM-1 Physical interface PHY
Abstract: LOF atm TNETA1500 TNETA1560 TNETA1561 loca RAM cells bit lines "select line" ATM SAR controller registers
Text: TNETA1500 SABRE Architecture SONET/SDH/ATM BICMOS Receiver Transmitter [email protected] < TNETA1500 Architecture Presentation 5/95 > AGENDA • Main features • Interfaces • Architecture • Transmit operation • Receive operation • Controller interface operation
|
Original
|
TNETA1500
TNETA1500
TNETA1560
TNETA1561
53-byte
STM-1 Physical interface PHY
LOF atm
TNETA1560
TNETA1561
loca
RAM cells bit lines "select line"
ATM SAR controller registers
|
PDF
|
TNETA1500A
Abstract: 822LY 622LY
Text: TNETA1500A 155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER SDNS042A – AUGUST 1997 – REVISED JANUARY 1998 D D D D Single-Chip Receiver/Transmitter for Transporting 53-Byte Asynchronous Transport Mode ATM Cells Via STS-3c/STM-1 Frame (155.52 Mbit/s) On-Chip Analog Phase-Locked Loop
|
Original
|
TNETA1500A
52-MBIT/S
SDNS042A
53-Byte
44-MHz
TNETA1500A
822LY
622LY
|
PDF
|
TNETA1500A
Abstract: tsct 1000 622LY 822LY
Text: TNETA1500A 155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER SDNS042A – AUGUST 1997 – REVISED JANUARY 1998 D D D D Single-Chip Receiver/Transmitter for Transporting 53-Byte Asynchronous Transport Mode ATM Cells Via STS-3c/STM-1 Frame (155.52 Mbit/s) On-Chip Analog Phase-Locked Loop
|
Original
|
TNETA1500A
52-MBIT/S
SDNS042A
53-Byte
44-MHz
TNETA1500A
tsct 1000
622LY
822LY
|
PDF
|
TNETA1500A
Abstract: No abstract text available
Text: TNETA1500A 155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER SDNS042A – AUGUST 1997 – REVISED JANUARY 1998 D D D D Single-Chip Receiver/Transmitter for Transporting 53-Byte Asynchronous Transport Mode ATM Cells Via STS-3c/STM-1 Frame (155.52 Mbit/s) On-Chip Analog Phase-Locked Loop
|
Original
|
TNETA1500A
52-MBIT/S
SDNS042A
53-Byte
44-MHz
TNETA1500A
|
PDF
|
78mHz
Abstract: U5A1
Text: VITESSE SEMICONDUCTOR CORPORATION Data Sheet STS-48 Physical Layer ATM UNI/NNI Device VSC9110 Features • STS-48c ATM Framing Device for User Network Interface and Network Node Interface Applications • +3.3V Power Supply • STS-48c / STM-16c Support. Terminates and
|
Original
|
VSC9110
STS-48c
STM-16c
STS-48
GR-253-CORE
VSC9110
G52198-0,
78mHz
U5A1
|
PDF
|
ATM machine using microcontroller
Abstract: u 741 GR-253-CORE STS-48 STS-48C VSC9110
Text: VITESSE SEMICONDUCTOR CORPORATION Data Sheet STS-48 Physical Layer ATM UNI/NNI Device VSC9110 Features • STS-48c ATM Framing Device for User Network Interface and Network Node Interface Applications • +3.3V Power Supply • STS-48c / STM-16c Support. Terminates and
|
Original
|
STS-48
VSC9110
STS-48c
STM-16c
GR-253-CORE
G52198-0,
ATM machine using microcontroller
u 741
VSC9110
|
PDF
|
TNETA1500
Abstract: No abstract text available
Text: TNETA1500 155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER SDNS021C – MARCH 1994 –REVISED JULY 1995 D D D D Single-Chip Receiver/Transmitter for Transporting 53-Byte ATM Cells Via STS-3c/STM-1 Frame 155.52 Mbit /s On-Chip Analog Phase-Locked Loop (APLL) Provides:
|
Original
|
TNETA1500
52-MBIT/S
SDNS021C
53-Byte
44-MHz
TNETA1500
|
PDF
|
622LY
Abstract: 822LY TNETA1500 19.44MHZ OSCILLATOR
Text: TNETA1500 155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER SDNS021D – MARCH 1994 – REVISED JANUARY 1998 D D D D Single-Chip Receiver/Transmitter for Transporting 53-Byte ATM Cells Via STS-3c/STM-1 Frame 155.52 Mbit/s On-Chip Analog Phase-Locked Loop
|
Original
|
TNETA1500
52-MBIT/S
SDNS021D
53-Byte
44-MHz
622LY
822LY
TNETA1500
19.44MHZ OSCILLATOR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TNETA1500 155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER SDNS021D – MARCH 1994 – REVISED JANUARY 1998 D D D D Single-Chip Receiver/Transmitter for Transporting 53-Byte ATM Cells Via STS-3c/STM-1 Frame 155.52 Mbit/s On-Chip Analog Phase-Locked Loop
|
Original
|
TNETA1500
52-MBIT/S
SDNS021D
53-Byte
44-MHz
|
PDF
|
622LY
Abstract: 822LY TNETA1500
Text: TNETA1500 155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER SDNS021D – MARCH 1994 – REVISED JANUARY 1998 D D D D Single-Chip Receiver/Transmitter for Transporting 53-Byte ATM Cells Via STS-3c/STM-1 Frame 155.52 Mbit/s On-Chip Analog Phase-Locked Loop
|
Original
|
TNETA1500
52-MBIT/S
SDNS021D
53-Byte
44-MHz
622LY
822LY
TNETA1500
|
PDF
|
"Overflow detection"
Abstract: No abstract text available
Text: µPD98413 NEASCOT-P65 QUAD 622M ATM/POS SONET FRAMER Draft specification rev0.2 Document No. 2SYSM-FAD-0081 Date Published October 2000 CP(K) NEC Corporation • The information contained in this document is being issued in advance of the production cycle for
|
Original
|
PD98413
NEASCOT-P65)
2SYSM-FAD-0081
Z345T)
Z345T
0000H
D31-D24
D23-D16
D15-D8
"Overflow detection"
|
PDF
|
atm header-error-check multiple bit
Abstract: INFCT
Text: User’s Manual µPD98404 NEASCOT-P30TM ADVANCED ATM SONET FRAMER Document No. S11821EJ5V0UM00 (5th edition) Date Published January 2003 NS CP(K) 1996 Printed in Japan [MEMO] 2 User’s Manual S11821EJ5V0UM NOTES FOR CMOS DEVICES 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS
|
Original
|
PD98404
NEASCOT-P30TM)
S11821EJ5V0UM00
S11821EJ5V0UM
atm header-error-check multiple bit
INFCT
|
PDF
|
|
|
MB86683B
Abstract: NTC03001 NTC03002 NTC03003 NTC03004 NTC03005 NTC03006 SR58 SR59
Text: Deviation List MB86683B September 1996 Network Termination Controller NTC Version 7.0 FML/NPD/NTC/DL/1262 Identification Number NTC03001 Category DMA Controller Summary NSR timeout values can be inconsistent when small values are used. Description While DMA takes place, the NSR timer is held in a reset state. Therefore, if the DMA
|
Original
|
MB86683B
FML/NPD/NTC/DL/1262
NTC03001
D-63303
FML/NPD/NTC/DL/1262
MB86683B
NTC03001
NTC03002
NTC03003
NTC03004
NTC03005
NTC03006
SR58
SR59
|
PDF
|
n8223
Abstract: N-822 CN8223EPF AD6116 78P7200 CN8223 BT8222EPFE PROCESS CONTROL TIMER using 555 ic
Text: CN8223 ATM Transmitter/Receiver with UTOPIA Interface The CN8223 ATM Transmitter/Receiver with UTOPIA Level 1 interface provides a single-access ATM service termination for User-to-Network UNI and Network-to-Network Interfacing (NNI) in conformance with ATM Forum UNI and NNI
|
Original
|
CN8223
CN8223
TR-TSV-000772,
TR-TSV-000773,
TR-NWT-000253,
T1S1/92-185;
n8223
N-822
CN8223EPF
AD6116
78P7200
BT8222EPFE
PROCESS CONTROL TIMER using 555 ic
|
PDF
|
bip 109
Abstract: 78P7200 CN8223 CN8223EPF
Text: CN8223 ATM Transmitter/Receiver with UTOPIA Interface The CN8223 ATM Transmitter/Receiver with UTOPIA Level 1 interface provides a single-access ATM service termination for User-to-Network UNI and Network-to-Network Interfacing (NNI) in conformance with ATM Forum UNI and NNI
|
Original
|
CN8223
CN8223
TR-TSV-000772,
TR-TSV-000773,
TR-NWT-000253,
T1S1/92-185;
bip 109
78P7200
CN8223EPF
|
PDF
|
BT8222KPF
Abstract: atm header error checking 78P7200 CN8223 CN8223EPF e3 frame formatter
Text: CN8223 ATM Transmitter/Receiver with UTOPIA Interface The CN8223 ATM Transmitter/Receiver with UTOPIA Level 1 interface provides a single-access ATM service termination for User-to-Network UNI and Network-to-Network Interfacing (NNI) in conformance with ATM Forum UNI and NNI
|
Original
|
CN8223
CN8223
TR-TSV-000772,
TR-TSV-000773,
TR-NWT-000253,
T1S1/92-185;
BT8222KPF
atm header error checking
78P7200
CN8223EPF
e3 frame formatter
|
PDF
|
ATM machine using microcontroller
Abstract: No abstract text available
Text: VITESSE SEMICONDUCTOR CORPORATION Data Sheet STS-48 Physical Layer ATM UNI/NNI Device VSC9110 Features • STS-48c ATM Framing Device for User Network Interface and Network Node Interface Applications • +3.3V Power Supply • STS-48c / STM-16c Support. Terminates and
|
Original
|
VSC9110
STS-48c
STM-16c
STS-48
GR-253-CORE
VSC9110
G52198-0,
ATM machine using microcontroller
|
PDF
|
N8222
Abstract: 28-22-21 bt8222
Text: Bt8222 ATM Transmitter/Receiver with UTOPIA Interface The Bt8222 ATM Transmitter/Receiver with UTOPIA Level 1 interface provides a single-access ATM service termination for User-to-Network UNI and Network-to-Network Interfacing (NNI) in conformance with ATM Forum UNI and NNI
|
Original
|
Bt8222
Bt8222
TR-TSV-000772,
TR-TSV-000773,
TR-NWT-000253,
T1S1/92-185;
N8222
28-22-21
|
PDF
|
TNETA1500A
Abstract: Alarm Clock by using ttl atm header-error-check multiple bit 622LY-221K ECE-A1AFS471
Text: TNETA1500A 155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER SD N S 042 - AUG UST 1997 • Single-Chip Receiver/Transmitter for Transporting 53-Byte Asynchronous Transport Mode ATM Cells Via STS-3C/STM-1 Frame (155.52 Mbit/s) • On-Chip Analog Phase-Locked Loop
|
OCR Scan
|
TNETA1500A
52-MBIT/S
SDNS042
53-Byte
44-MHz
622LY-221K
822LY-221K)
ECE-A1AFS471
ECE-V1AA471
TNETA1500A
Alarm Clock by using ttl
atm header-error-check multiple bit
622LY-221K
ECE-A1AFS471
|
PDF
|
GG1Q
Abstract: No abstract text available
Text: 1.0 Product Description 1.1 Introduction Figure 1-1 is a detailed block diagram o f the Bt8222. For transmission from the host system, octet-wide data is input from the UTOPIA or FIFO ports. The host data is assembled into ATM cells and then formatted for serial line transmission
|
OCR Scan
|
Bt8222.
GG1Q
|
PDF
|
TNETA1500A
Abstract: No abstract text available
Text: TNETA1500A 155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER S D N S 042A - AUGUST 1 9 9 7 - REVISED JANUARY 1998 Single-Chip Receiver/Transmitter for Transporting 53-Byte Asynchronous Transport Mode ATM Cells Via STS-3c/STM-1 Frame (155.52 Mbit/s) On-Chip Analog Phase-Locked Loop
|
OCR Scan
|
TNETA1500A
52-MBIT/S
53-Byte
44-MHz
|
PDF
|
VC4-16c
Abstract: ml 741 c GR-253-CORE STS-48 STS-48C VSC9110 PECL10
Text: SEMICONDUC TOR CORPORATION STS_48 physjca, Layer Target Specification VSC9110 atm UNI/NNI Device Features VITESSE CONFIDENTIAL • STS-48c ATM Framing Device for User Net work Interface and Network Node Interface Applications • +3.3V Power Supply • +5V Tolerant TTL I/O
|
OCR Scan
|
VSC9110
STS-48
STS-48c
STM-16c
GR-253-CORE
VSC9110
G52198-0,
VC4-16c
ml 741 c
PECL10
|
PDF
|
