ICS542
Abstract: ICS542MLF ICS501 ICS541 ICS542M ICS542MLFT ICS542MT ICS543 542MILF Clock Divider
Text: DATASHEET ICS542 CLOCK DIVIDER Description Features The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide by 2, 4, 6, 8, 12, or 16 of the input clock. There are two outputs
|
Original
|
ICS542
ICS542
ICS541
ICS543
ICS501
ICS542MLF
ICS542M
ICS542MLFT
ICS542MT
542MILF
Clock Divider
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY INFORMATION ICROCLOCK ICS542 Clock Divider Description Features The ICS542 is a cost effective way to produce a high quality clock output divided from a clock input. The chip accepts a clock input up to 90 MHz at 5.0V, and produces a divide by 2, 4, 6,
|
Original
|
ICS542
ICS540/1
ICS543
295-9800telĀ·
295-9818fax
MDS542A
|
PDF
|
ICS542MLF
Abstract: ICS542MLFT ICS501 ICS541 ICS542 ICS542M ICS542MT ICS543
Text: ICS542 Clock Divider Description Features The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide by 2, 4, 6, 8, 12, or 16 of the input
|
Original
|
ICS542
ICS542
ICS542MLF
ICS542MLFT
ICS501
ICS541
ICS542M
ICS542MT
ICS543
|
PDF
|
ICS501
Abstract: ICS541 ICS542 ICS542M ICS542MLF ICS542MLFT ICS542MT ICS543
Text: ICS542 Clock Divider Description Features The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V. Using proprietary Phase-Locked Loop PLL techniques, the device produces a divide by 2, 4, 6, 8,
|
Original
|
ICS542
ICS542
ICS501
ICS541
ICS542M
ICS542MLF
ICS542MLFT
ICS542MT
ICS543
|
PDF
|
ICS501
Abstract: ICS541 ICS542 ICS542M ICS542MT ICS543
Text: ICS542 Clock Divider Description Features The ICS542 is cost effective way to produce a high quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3V. Using proprietary Phase Locked-Loop PLL techniques, the device produces a divide by 2, 4, 6, 8, 12, or 16 of the
|
Original
|
ICS542
ICS542
ICS501
ICS541
ICS542M
ICS542MT
ICS543
|
PDF
|
ICS542
Abstract: No abstract text available
Text: DATA SHEET ICS542 ICS542 Clock Divider Clock Divider Description Features The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide by 2, 4, 6, 8, 12, or 16 of the input
|
Original
|
ICS542
ICS542
199707558G
|
PDF
|
ICS542MILF
Abstract: No abstract text available
Text: DATASHEET ICS542 CLOCK DIVIDER Description Features The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide by 2, 4, 6, 8, 12, or 16 of the input clock. There are two outputs
|
Original
|
ICS542
ICS541
ICS543
ICS501,
199707558G
ICS542MILF
|
PDF
|
ICS501
Abstract: ICS541 ICS542 ICS542M ICS542MT ICS543
Text: ICS542 Clock Divider Description Features The ICS542 is a cost effective way to produce a high quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz, and produces a divide by 2, 4, 6, 8, 12, or 16 of the input clock. There are two outputs on
|
Original
|
ICS542
ICS542
500ps)
295-9800tel
ICS501
ICS541
ICS542M
ICS542MT
ICS543
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ICS542 Clock Divider Description Features The ICS542 is a cost effective way to produce a high quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz, and produces a divide by 2, 4, 6, 8, 12, or 16 of the input clock. There are two outputs on
|
Original
|
ICS542
ICS541
ICS543
ICS501,
295-9800tel
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ICS542 Clock Divider PRELIMINARY INFORMATION A A icro C lock Description Features The ICS542 is a cost effective way to produce a high quality clock output divided from a clock input. The chip accepts a clock input up to 90 M Hz at 5.0V, and produces a divide by 2, 4, 6,
|
OCR Scan
|
ICS542
ICS542
295-9800tel#
295-9818fax
S542A
|
PDF
|