an2140
Abstract: HCS08 c code example transistor FF75 107F FC06 FC07 HCS08 MC9S08GB60 debug module in MC9S08GB
Text: Freescale Semiconductor Application Note AN2140/D Rev. 1, 6/2003 Freescale Semiconductor, Inc. Serial Monitor for MC9S08GB/GT By Jim Sibigtroth 8/16 Bit Systems/Applications Engineering Austin, Texas Introduction This application note describes a 1-Kbyte monitor program for the
|
Original
|
PDF
|
AN2140/D
MC9S08GB/GT
MC9S08GB60
RS-232
an2140
HCS08 c code example
transistor FF75
107F
FC06
FC07
HCS08
debug module in MC9S08GB
|
AN2140
Abstract: MC9S08GB60 107F FC06 FC07 HCS08 doit HCS08 c code example interrupt
Text: Freescale Semiconductor, Inc. Application Note AN2140/D Rev. 1, 6/2003 Freescale Semiconductor, Inc. Serial Monitor for MC9S08GB/GT By Jim Sibigtroth 8/16 Bit Systems/Applications Engineering Austin, Texas Introduction This application note describes a 1-Kbyte monitor program for the
|
Original
|
PDF
|
AN2140/D
MC9S08GB/GT
MC9S08GB60
RS-232
AN2140
107F
FC06
FC07
HCS08
doit
HCS08 c code example interrupt
|
HD-SDI over sdh
Abstract: OC48 SSTL-15 SSTL-18 Tables 29 - 43 of the SAS-2.1 Xlaui
Text: 1. DC and Switching Characteristics September 2010 SIV54001-4.4 SIV54001-4.4 Electrical Characteristics This chapter covers the electrical and switching characteristics for Stratix IV devices. Electrical characteristics include operating conditions and power consumption.
|
Original
|
PDF
|
SIV54001-4
HD-SDI over sdh
OC48
SSTL-15
SSTL-18
Tables 29 - 43 of the SAS-2.1
Xlaui
|
Cyclone
Abstract: HD-SDI over sdh OC48 SSTL-15 SSTL-18 simple digital volume control circuit
Text: Section I. Stratix IV Device Datasheet and Addendum This section includes the following chapters: • Chapter 1, DC and Switching Characteristics ■ Chapter 2, Addendum to the Stratix IV Device Handbook Revision History Refer to each chapter for its own specific revision history. For information on when
|
Original
|
PDF
|
SIV54001-4
Char2009
Cyclone
HD-SDI over sdh
OC48
SSTL-15
SSTL-18
simple digital volume control circuit
|
HD-SDI over sdh
Abstract: hd-SDI splitter OC48 SSTL-15 SSTL-18 30Gbps
Text: Stratix IV Device Handbook Volume 4 Stratix IV Device Handbook Volume 4 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V4-4.5 2010 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat.
|
Original
|
PDF
|
|
ddr3 sata controller
Abstract: OC48 SSTL-15 SSTL-18 DFE EQUALIZER ERROR SCRAMBLE
Text: Section I. Device Datasheet and Addendum for Stratix IV Devices This section includes the following chapters: • Chapter 1, DC and Switching Characteristics for Stratix IV Devices ■ Chapter 2, Addendum to the Stratix IV Device Handbook Revision History
|
Original
|
PDF
|
|
OC48
Abstract: SSTL-15 SSTL-18
Text: Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V4-5.1 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat.
|
Original
|
PDF
|
|
OC48
Abstract: SSTL-15 SSTL-18
Text: Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V4-4.9 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat.
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V4-5.1 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat.
|
Original
|
PDF
|
|
CCPD 33 CB 100MHz
Abstract: OC48 SSTL-15 SSTL-18
Text: Section I. Stratix IV Device Datasheet and Addendum This section includes the following chapters: • Chapter 1, DC and Switching Characteristics ■ Chapter 2, Addendum to the Stratix IV Device Handbook Revision History Refer to each chapter for its own specific revision history. For information on when
|
Original
|
PDF
|
SIV54001-4
CCPD 33 CB 100MHz
OC48
SSTL-15
SSTL-18
|
vx 18a18
Abstract: No abstract text available
Text: 1. DC and Switching Characteristics for Stratix IV Devices March 2014 SIV54001-5.8 SIV54001-5.8 This chapter contains the following sections: • “Electrical Characteristics” ■ “Switching Characteristics” ■ “I/O Timing” ■ “Glossary” Electrical Characteristics
|
Original
|
PDF
|
SIV54001-5
vx 18a18
|
CCPD 33 CB 100MHz
Abstract: design of FM transmitter final year project OC48 SSTL-15 SSTL-18
Text: Stratix IV Device Handbook Volume 4 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V4-4.1 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V4-5.3 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V4-5.7 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
PDF
|
|
|
|
higig pause frame
Abstract: verilog code for 128 bit AES encryption OF IC 741 tsmc design rule 40-nm cyclone V
Text: 1. Stratix IV Device Family Overview SIV51001-3.1 Altera Stratix® IV FPGAs deliver a breakthrough level of system bandwidth and power efficiency for high-end applications, allowing you to innovate without compromise. Stratix IV FPGAs are based on the Taiwan Semiconductor
|
Original
|
PDF
|
SIV51001-3
40-nm
higig pause frame
verilog code for 128 bit AES encryption
OF IC 741
tsmc design rule 40-nm
cyclone V
|
tsmc design rule 40-nm
Abstract: No abstract text available
Text: Stratix IV Device Handbook Volume 1 Stratix IV Device Handbook Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V1-4.2 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat.
|
Original
|
PDF
|
|
vhdl code for All Digital PLL
Abstract: 4000 CMOS texas instruments
Text: Stratix IV Device Handbook Volume 1 Stratix IV Device Handbook Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V1-4.4 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat.
|
Original
|
PDF
|
|
1141MF2
Abstract: 1241MF2 1041MF2 26LS32 41MF 41MF2 0040616 1241MF
Text: Data Sheet £ ^ A T gT 'Microelectronics 41MF2 Quad Differential Line Receiver Features Description • 1000 V CDM and 1000 V HBM input ESD rating T h e 4 1 M F 2 Quad Differential Line R eceiver inte grated circuits receive digital data over balanced transm ission lines. These receivers translate differ
|
OCR Scan
|
PDF
|
41MF2
26LS32
41MF2
D05D0EL
1141MF2
1241MF2
1041MF2
41MF
0040616
1241MF
|
Untitled
Abstract: No abstract text available
Text: THIS c D R A WI N G IS COPYRIGHT UNPUBLISHED. — RELEASED BY F OR ALL — PUBLICATION RIGHTS L OC RESERVED. REV I S IONS D I ST GT P LTR Y2 A DESCRIPTION REVISED PER ECO-11-005301 DATE DWN APVD 14APR11 RK HMR B Angeschlagener Leiter: Leiter: F-C rim p c
|
OCR Scan
|
PDF
|
ECO-11-005301
14APR11
|
1670467
Abstract: 114180 CuSn4
Text: CO THIS C DR AWI NG IS 7 UNPUBLISHED. RELEASED COPYRIGHT ALL FOR PUBLICATION Rlt,HTi L OC RESERVED. D I ST REV I S I O N S GT LTR S T R I P FORM - S I N G L E W IRE S E A L Bandwar e - E i n z e l - D i c h t u n g System S T R I P FORM - U N S E A L E D
|
OCR Scan
|
PDF
|
ECO-11-005294
20APR11
1670467
114180
CuSn4
|
gt 1141
Abstract: I250H DTA08E
Text: _ DTA08E SA\YO Silicon Planar Type 0.8A Bidirectional Thyristor '•'V X Package Dimensions um t:m m ,|PT ¡W Features • L o w A C pow er control. • Peak O FF-siatc voilage : 4ÜÜV, JF II, 1141 -ft —Ä - - Mi • R M S ON-state current : 0.8A .
|
OCR Scan
|
PDF
|
DTA08E
gt 1141
I250H
DTA08E
|
gt 1141
Abstract: No abstract text available
Text: SINGLE SUPPLY QUAD PECL-TO-TTL WITH LATCHED O UTPUT ENABLE sMlbSX^CTOR Clockworks SY10H842 SY100H842 DESCRIPTION FEATURES • Translates positive ECL to TTL PECL-to-TTL ■ 300ps pin-to-pin skew ■ 500ps part-to-part skew ■ Differential internal design for increased noise
|
OCR Scan
|
PDF
|
SY10H842
SY100H842
300ps
500ps
into35
842ZC
Z16-1
gt 1141
|
DTA08E
Abstract: No abstract text available
Text: Ordering number : EN1875A D T A4-8E No.l875A Silicon Planar Type 0.8A B idirectional Thyristor F e a tu r e s • Low AC power control •Peak OFF-state voltage : 400V • RMS QN-state c u r r e n t : 0.8A • TO-92 package A b s o lu te M axim um R a tin g s at Ta = 25°C
|
OCR Scan
|
PDF
|
EN1875A
1875a
No1875-2/2
DTA08E
|
Untitled
Abstract: No abstract text available
Text: A V 3.3V SINGLE SUPPLY QUAD P E P L T D T T I W IT H SYNERGY PECL TO-TTL WITH O UTPUT ENABLE SEMICONDUCTOR Clockworks PRELIMINARY SY10H841L SY100H841L DESCRIPTION FEATURES • 3.3V power supply ■ Translates positive ECL to TTL PECL-to-TTL ■ 300ps pin-to-pin skew
|
OCR Scan
|
PDF
|
SY10H841L
SY100H841L
300ps
500ps
841LZC
Z16-1
|
