Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    EP2A25 Search Results

    SF Impression Pixel

    EP2A25 Price and Stock

    Rochester Electronics LLC EP2A25F672C9

    IC FPGA 492 I/O 672FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2A25F672C9 Bulk 1
    • 1 $976.75
    • 10 $976.75
    • 100 $976.75
    • 1000 $976.75
    • 10000 $976.75
    		Buy Now

    Rochester Electronics LLC EP2A25B724C8

    IC FPGA 540 I/O 724BGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2A25B724C8 Tray 1
    • 1 $421.78
    • 10 $421.78
    • 100 $421.78
    • 1000 $421.78
    • 10000 $421.78
    		Buy Now

    Intel Corporation EP2A25F672I8

    IC FPGA 492 I/O 672FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2A25F672I8 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    Rochester Electronics LLC EP2A25B724C7

    IC FPGA 540 I/O 724BGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2A25B724C7 Bulk 1
    • 1 $1352.02
    • 10 $1352.02
    • 100 $1352.02
    • 1000 $1352.02
    • 10000 $1352.02
    		Buy Now

    Rochester Electronics LLC EP2A25F672C7

    IC FPGA 492 I/O 672FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2A25F672C7 Bulk 1
    • 1 $1953.49
    • 10 $1953.49
    • 100 $1953.49
    • 1000 $1953.49
    • 10000 $1953.49
    		Buy Now
    Find more EP2A25 price and stock on Findchips.com

    EP2A25 Datasheets (24)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    EP2A25-7-BGA724 Altera Programmable Logic Device Original PDF
    EP2A25-7-LBGA1020 Altera Programmable Logic Device Original PDF
    EP2A25-7-LBGA672 Altera Programmable Logic Device Original PDF
    EP2A25-8-BGA724 Altera Programmable Logic Device Original PDF
    EP2A25-8-LBGA1020 Altera Programmable Logic Device Original PDF
    EP2A25-8-LBGA672 Altera Programmable Logic Device Original PDF
    EP2A25-9-BGA724 Altera Programmable Logic Device Original PDF
    EP2A25-9-LBGA1020 Altera Programmable Logic Device Original PDF
    EP2A25-9-LBGA672 Altera Programmable Logic Device Original PDF
    EP2A25B652C7 Altera Integrated Circuits (ICs) - Embedded - FPGAs (Field Programmable Gate Array) - IC FPGA Original PDF
    EP2A25B652C8 Altera Integrated Circuits (ICs) - Embedded - FPGAs (Field Programmable Gate Array) - IC FPGA Original PDF
    EP2A25B652C9 Altera Integrated Circuits (ICs) - Embedded - FPGAs (Field Programmable Gate Array) - IC FPGA Original PDF
    EP2A25B724-C7 Altera Integrated Circuits (ICs) - Embedded - FPGAs (Field Programmable Gate Array) - IC FPGA Original PDF
    EP2A25B724C7 Altera Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 540 I/O 724BGA Original PDF
    EP2A25B724C8 Altera Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 540 I/O 724BGA Original PDF
    EP2A25B724C9 Altera Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 540 I/O 724BGA Original PDF
    EP2A25-BGA1020 Altera Programmable Logic Device Original PDF
    EP2A25-BGA672 Altera Programmable Logic Device Original PDF
    EP2A25-BGA724 Altera Programmable Logic Device Original PDF
    EP2A25F1020C8ES Altera Integrated Circuits (ICs) - Embedded - FPGAs (Field Programmable Gate Array) - IC FPGA Original PDF

    EP2A25 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    724 T20

    Abstract: AA23
    Text: EP2A25 I/O Pins ver. 1.1 Table 1 shows all pins for the EP2A25 672-pin FineLine BGA, 724-pin ball-grid array BGA , and 1,020-pin FineLine BGA packages. Table 1. EP2A25 Device Pin-Outs Pin Name/Function I/O & VREF Bank 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8


    Original     		EP2A25 672-pin 724-pin 020-pin TX01p TX01n TX02n TX02p 724 T20 AA23 PDF

    EPCS16

    Abstract: epcs128 1064V
    Text: 1. Altera Configuration Devices CF52001-2.4 Introduction During device operation, Altera FPGAs store configuration data in SRAM cells. Because SRAM memory is volatile, the SRAM cells must be loaded with configuration data each time the device powers up. You can configure Stratix® series, Cyclone®


    Original     		CF52001-2 EPC16, 20ction. EPCS16 EPCS64 epcs128 1064V PDF

    7809 voltage regulator datasheet

    Abstract: 7809 voltage regulator voltage regulator 7809 INL03991-02 7809 data sheet national semiconductor embedded system projects pdf free download toshiba web cam TB62705 ST 7809 voltage regulator excalibur Board
    Text: & News Views Second Quarter 2001 Newsletter for Altera Customers Altera Provides the Complete I/O Solution with the New APEX II Device Family Altera introduces the APEXTM II device family— flexible, high-performance, high-density programmable logic devices PLDs that deliver


    Original     		624-megabit 7809 voltage regulator datasheet 7809 voltage regulator voltage regulator 7809 INL03991-02 7809 data sheet national semiconductor embedded system projects pdf free download toshiba web cam TB62705 ST 7809 voltage regulator excalibur Board PDF

    pin configuration 1K variable resistor

    Abstract: EPC1441 EPC16 EPCS128 EPCS16 EPCS64 EPC8QC100 EPC8QC100 Pinout fpga JTAG Programmer Schematics ic 11105 circuits diagraM
    Text: Configuration Handbook Preliminary Information 101 Innovation Drive San Jose, CA 95134 www.altera.com Config-1.3 September 2007 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    parallel to serial conversion vhdl IEEE format

    Abstract: altddio_in ARM9 ARM9 based electrical project B956 F1020 epm3064 Synplicity Synplify 2002E
    Text: Quartus II Software Release Notes December 2002 Quartus II version 2.2 This document provides late-breaking information about the following areas of this version of the Altera Quartus® II software. For information about memory, disk space, and system requirements, refer to the readme.txt file in your quartus


    Original     		PDF

    PDN0510

    Abstract: epm7128stc100 EP1800LC-3H EPM7064BUC49-5 EP900ILC-50 EPM7032QI44-15 EPM7192QI160-3 EPM7160EQC100-10P EPM9560ARC208-10 EPM7128BTI100-7
    Text: Page 1 of 7 PRODUCT DISCONTINUANCE NOTIFICATION PDN0510 Change Description: Altera will be discontinuing the APEX 20K, APEX 20KC, APEX 20KE, APEX II, Classic™, configuration device, FLEX 10KA, FLEX 10KE, FLEX 6000, FLEX 8000, MAX® 7000, MAX 7000A, MAX 7000B, MAX 7000S, and MAX 9000 ordering codes listed


    Original     		PDN0510 7000B, 7000S, re064STC100-5F EPM7064STC100-6F EPM7064STC44-5F EPM7064STC44-7F EPM7128SLC84-6F EPM7128SQC160-15F EPM7128SQC160-6F PDN0510 epm7128stc100 EP1800LC-3H EPM7064BUC49-5 EP900ILC-50 EPM7032QI44-15 EPM7192QI160-3 EPM7160EQC100-10P EPM9560ARC208-10 EPM7128BTI100-7 PDF

    c flex 700

    Abstract: excalibur APEX development board nios apex ep20k400 sopc development board nios development kit cyclone edition EPXA-DEVKIT-XA10D EP20K30E EP20K60E excalibur Board EPF10K50S EPXA10-DEV-BOARD
    Text: Design Software & Development Kit Selector Guide January 2003 Introduction SOPC Builder As FPGAs evolve to include system-level building blocks within the device—such as high-speed I/O circuitry, multi-gigabit transceivers, embedded processors, digital signal processing


    Original     		SG-TOOLS-19 c flex 700 excalibur APEX development board nios apex ep20k400 sopc development board nios development kit cyclone edition EPXA-DEVKIT-XA10D EP20K30E EP20K60E excalibur Board EPF10K50S EPXA10-DEV-BOARD PDF

    tms 3899

    Abstract: lot Code Formats altera cyclone EPC8 bios fail EPM3032 EP1C12F
    Text: Section I. Cyclone FPGA Family Data Sheet This section provides designers with the data sheet specifications for Cyclone devices. The chapters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information,


    Original     		7000B tms 3899 lot Code Formats altera cyclone EPC8 bios fail EPM3032 EP1C12F PDF

    EPC1213DM883B

    Abstract: EPC8QC100 EPC1213DM883 EPC1064PC8 EP22V10EPC10
    Text: Configuration Devices for February 2002, ver. 12.1 Features Data Sheet • ■ ■ ■ ■ ■ ■ ■ Altera Corporation DS-EPROM-12.1 SRAM-Based LUT Devices Serial device family for configuring APEXTM II, APEX 20K including APEX 20K, APEX 20KC, and APEX 20KE , MercuryTM, ACEX® 1K,


    Original     		EPC1213DM883B 5962-9474501MPA) EPC1213DM8 EPC8QC100 EPC1213DM883 EPC1064PC8 EP22V10EPC10 PDF

    53413

    Abstract: 58725 632367 594971
    Text: Altera Digital Library CD-ROM December 2002 CD-ADL2002-4.0 Legal Notice This CD ROM contains documentation and other information related to products and services of Altera Corporation “Altera” which is provided as a courtesy to Altera’s customers and potential customers. By copying or using any information contained on this CD ROM, you agree to be bound by the


    Original     		CD-ADL2002-4 Incorpora6596; RE37060; RE35977; 53413 58725 632367 594971 PDF

    epc1213

    Abstract: EPC1PC8 EPC2LI20 EPC1064 EPC1064V EPC1441 EPC16 pdip 24 altera
    Text: 5. Configuration Devices for SRAM-Based LUT Devices Data Sheet CF52005-1.0 Features • ■ ■ ■ ■ ■ ■ ■ f Altera Corporation September 2003 Configuration device family for configuring StratixTM, Stratix GX, CycloneTM, APEXTM II, APEX 20K including APEX 20K, APEX 20KC,


    Original     		CF52005-1 EPC2TC32 32-pin EPC2TI32 20-pin EPC2LC20 EPC2LI20 EPC1LC20 epc1213 EPC1PC8 EPC2LI20 EPC1064 EPC1064V EPC1441 EPC16 pdip 24 altera PDF

    EP4CE6 package

    Abstract: EP4CE40 Altera EP4CE6 EP4CE55 5M240Z 5M1270Z QFN148 5m570z 5M40 5M80
    Text: Package Information Datasheet for Altera Devices DS-PKG-16.3 This datasheet provides package and thermal resistance information for Altera devices. Package information includes the ordering code reference, package acronym, leadframe material, lead finish plating , JEDEC outline reference, lead


    Original     		DS-PKG-16 EP4CE6 package EP4CE40 Altera EP4CE6 EP4CE55 5M240Z 5M1270Z QFN148 5m570z 5M40 5M80 PDF

    RTL code for ethernet

    Abstract: altera ethernet packet generator vhdl code switch layer 2 512x64 vhdl code CRC32 vhdl code for mac interface vhdl code for multistage network CRC-32 block code error management, verilog source code fifo vhdl
    Text: 10 Gigabit Ethernet MAC Core for Altera CPLDs Product Brief Version 1.4 - February 2002 1 Introduction Initially, network managers use 10 Gigabit Ethernet to provide high-speed, local backbone interconnection between large-capacity switches. 10 Gigabit Ethernet enables Internet Service


    Original     		MTIP-10GMAC-lang-arch RTL code for ethernet altera ethernet packet generator vhdl code switch layer 2 512x64 vhdl code CRC32 vhdl code for mac interface vhdl code for multistage network CRC-32 block code error management, verilog source code fifo vhdl PDF

    transistor k 4212

    Abstract: EP1K10 EP1K100 EP1K30 EP1K50 adjustable pwm voltage regulator SLUP183
    Text: Application Note TI Power Solutions Power-Up Altera FPGAs Application Note SLUA278 – October 2002 TI Power Solutions Power-Up Altera FPGAs Sophie Chen Power Supply Control Products ABSTRACT Power requirements and power consumptions for Altera FPGAs, including ACEX 1K, APEX


    Original     		SLUA278 transistor k 4212 EP1K10 EP1K100 EP1K30 EP1K50 adjustable pwm voltage regulator SLUP183 PDF

    EPC16

    Abstract: FA12
    Text: APEX II December 2001, ver. 1.3 Features. Data Sheet • ■ ■ Altera Corporation A-DS-APEXII-1.3 Programmable Logic Device Family Programmable logic device PLD manufactured using a 0.15-µm alllayer copper-metal fabrication process (up to eight layers of metal)


    Original     		PDF

    ra1613

    Abstract: FB360 HSTL18 XC2V3000-BG728 XC3S1000-FT256 XC3S200-ft256 X2P376 X2P528 X2P680 BGA 728 35x35 1.27
    Text: XPressArray-II 0.15mm Structured ASIC Data Sheet 1.0 Key Features • Next-generation 0.15mm hybrid structured ASIC • Initializable distributed memory at speeds up to 210MHz • Platform for high-performance 1.5V/1.2V ASICs and FPGAto-ASIC conversions • Configurable signal, core and I/O power supply pin locations


    Original     		210MHz PCI33, PCI66, ra1613 FB360 HSTL18 XC2V3000-BG728 XC3S1000-FT256 XC3S200-ft256 X2P376 X2P528 X2P680 BGA 728 35x35 1.27 PDF

    PQFP 176

    Abstract: 240 pin rqfp drawing EP3C5E144 EP1K50-208 processor cross reference EP3C16F484 MS-034 1152 BGA 84 FBGA thermal TQFP 144 PACKAGE DIMENSION FBGA 1760
    Text: Altera Device Package Information May 2007 version 14.7 Document Revision History Data Sheet Table 1 shows the revision history for this document. Table 1. Document Revision History 1 Date and Document Version May 2007 v14.7 Changes Made ● ● ● ●


    Original     		144-Pin 100-Pin 256-Pin 780-Pin 256-Pin 68-Pin PQFP 176 240 pin rqfp drawing EP3C5E144 EP1K50-208 processor cross reference EP3C16F484 MS-034 1152 BGA 84 FBGA thermal TQFP 144 PACKAGE DIMENSION FBGA 1760 PDF

    EPC1PI8 N

    Abstract: EPCS128 C-5101-4 epc1213 EPC1PC8 NOR Flash EP20K200E EP20K400E EP20K60E EP2S15
    Text: Section I. FPGA Configuration Devices This section provides information on Altera configuration devices. The following chapters contain information about how to use these devices, feature descriptions, device pin tables, and package diagrams. This section includes the following chapters:


    Original     		EPCS16, EPCS64, EPCS128) EPC16) 20-pin EPC1441LI20 EPC1441 EPC1441PC8 EPC1PI8 N EPCS128 C-5101-4 epc1213 EPC1PC8 NOR Flash EP20K200E EP20K400E EP20K60E EP2S15 PDF

    stapl

    Abstract: EPC16 FLEX10KE JESD-71 ieee embedded system projects clr 2996 jam player
    Text: June 2003, ver. 2.0 Introduction Using Jam STAPL for ISP & ICR via an Embedded Processor Application Note 122 Advances in programmable logic devices PLDs have enabled innovative in-system programmability (ISP) and in-circuit reconfigurability (ICR) features. The JamTM Standard Test and Programming Language (STAPL),


    Original     		JESD-71, stapl EPC16 FLEX10KE JESD-71 ieee embedded system projects clr 2996 jam player PDF

    240 pin rqfp drawing

    Abstract: BGA sumitomo 724p EP1C12 Altera pdip top mark epm7032 plcc FBGA672 192 BGA PACKAGE thermal resistance
    Text: Altera Device Package Information February 2003, vers. 11.0 Introduction Data Sheet This data sheet provides package information for Altera devices. It includes these sections: • ■ ■ Device & Package Cross Reference below Thermal Resistance (starting on page 9)


    Original     		7000B, 7000AE, 240 pin rqfp drawing BGA sumitomo 724p EP1C12 Altera pdip top mark epm7032 plcc FBGA672 192 BGA PACKAGE thermal resistance PDF

    synopsys leda tool

    Abstract: ALTERA MAX 3000 vhdl code rs232 altera EPXA10 matlabsimulink hp 7000 EP20K30E EP20K60E EPF10K50S EPXA10-DEV-BOARD
    Text: デザイン・ソフトウェア＆ 開発キット セレクタ・ガイド イントロダクション SOPC Builder FPGA はデバイス内に高速I/O 回路マルチ・ギガビット・トラン SOPC Builderは、Quartus II の設計環境に統合された自動システム


    Original     		SG-TOOLS-19/JP synopsys leda tool ALTERA MAX 3000 vhdl code rs232 altera EPXA10 matlabsimulink hp 7000 EP20K30E EP20K60E EPF10K50S EPXA10-DEV-BOARD PDF

    EP20K400E

    Abstract: ep1k10 pci epm9320 64/44-PIN
    Text: コンポーネント セレクタ・ガイド The Programmable Solutions Companyで あるアルテラ・コーポレーションは半導体業 界の中でも特に急成長を遂げている、高集積プ ログラマブル・ロジック・デバイス（PLD）の


    Original     		250MHz 25GHz3 20KAPEX 20KCAPEX 10KFLEX 10KAFLEX 10KEFLEX 6000Flexible-LVDSIP 3000MAX 3000AMAX EP20K400E ep1k10 pci epm9320 64/44-PIN PDF

    Xenon 175

    Abstract: SFP LVDS altera PC680 PM5392 STM-64 SFP PM3388 PM3392 PM5390 hmzd connector SFP altera
    Text: SPI-4.2 Interoperability with PMC-Sierra XENON Family in Stratix GX Devices May 2003, ver. 1.0 Introduction Application Note 228 The system packet interface level 4–phase 2 SPI-4.2 specification, defined by the Optical Internetworking Forum (OIF), is fast becoming the most


    Original     		STS-192/STM-64) Xenon 175 SFP LVDS altera PC680 PM5392 STM-64 SFP PM3388 PM3392 PM5390 hmzd connector SFP altera PDF

    hc322

    Abstract: EP3C5 EP4SE230 HC371 LVDS_RX EP3SE50 EP4SE530 HC210 receiver LVDS_rx EP2AGX190
    Text: Quartus II Software Device Support Release Notes RN-01045-1.0 May 2009 This document provides late-breaking information about device support in this version of the Altera Quartus® II software. For information about disk space and system requirements, refer to the readme.txt file in your altera/<version number>/quartus directory.


    Original     		RN-01045-1 hc322 EP3C5 EP4SE230 HC371 LVDS_RX EP3SE50 EP4SE530 HC210 receiver LVDS_rx EP2AGX190 PDF