Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    EP1AGX90 Search Results

    SF Impression Pixel

    EP1AGX90 Price and Stock

    Intel Corporation EP1AGX90EF1152I6

    IC FPGA 538 I/O 1152FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP1AGX90EF1152I6 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Rochester Electronics LLC EP1AGX90EF1152I6

    IC FPGA 538 I/O 1152FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP1AGX90EF1152I6 Bulk 1
    • 1 $1091.37
    • 10 $1091.37
    • 100 $1091.37
    • 1000 $1091.37
    • 10000 $1091.37
    Buy Now

    Intel Corporation EP1AGX90EF1152C6

    IC FPGA 538 I/O 1152FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP1AGX90EF1152C6 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Intel Corporation EP1AGX90EF1152I6N

    IC FPGA 538 I/O 1152FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP1AGX90EF1152I6N Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Intel Corporation EP1AGX90EF1152C6N

    IC FPGA 538 I/O 1152FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP1AGX90EF1152C6N Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now
    Verical EP1AGX90EF1152C6N 4,562 1
    • 1 $175.22
    • 10 $172.91
    • 100 $170.67
    • 1000 $160.26
    • 10000 $158.33
    Buy Now
    Arrow Electronics EP1AGX90EF1152C6N 4,562 110 Weeks 1
    • 1 $175.22
    • 10 $172.91
    • 100 $170.67
    • 1000 $160.26
    • 10000 $158.33
    Buy Now
    Bristol Electronics EP1AGX90EF1152C6N 3,934
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote
    Quest Components EP1AGX90EF1152C6N 3,147
    • 1 $280.455
    • 10 $280.455
    • 100 $240.39
    • 1000 $240.39
    • 10000 $240.39
    Buy Now

    EP1AGX90 Datasheets (4)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    EP1AGX90EF1152C6 Altera Arria GX FPGAs-Risk-Free Connections to High-Speed Serial Devices; 1152 pin FBGA; 0 to 85°C Original PDF
    EP1AGX90EF1152C6N Altera FPGA, ARRIA GX, 90K ELEMENTS, 1152FBGA RoHS Compliant: Yes Original PDF
    EP1AGX90EF1152I6 Altera Arria GX FPGAs-Risk-Free Connections to High-Speed Serial Devices; 1152 pin FBGA; -40 to 100°C Original PDF
    EP1AGX90EF1152I6N Altera IC ARRIA GX FPGA 90K 1152FBGA Original PDF

    EP1AGX90 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    AE31

    Abstract: pll-11
    Text: Optional Function s Configuration Function B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 PT-EP1AGX90E-1.0 Copyright 2007 Altera Corp. VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0


    Original
    PDF PT-EP1AGX90E-1 PLL12 EP1AGX90E AE31 pll-11

    EPCS16

    Abstract: epcs128 1064V
    Text: 1. Altera Configuration Devices CF52001-2.4 Introduction During device operation, Altera FPGAs store configuration data in SRAM cells. Because SRAM memory is volatile, the SRAM cells must be loaded with configuration data each time the device powers up. You can configure Stratix® series, Cyclone®


    Original
    PDF CF52001-2 EPC16, 20ction. EPCS16 EPCS64 epcs128 1064V

    pin configuration 1K variable resistor

    Abstract: EPC1441 EPC16 EPCS128 EPCS16 EPCS64 EPC8QC100 EPC8QC100 Pinout fpga JTAG Programmer Schematics ic 11105 circuits diagraM
    Text: Configuration Handbook Preliminary Information 101 Innovation Drive San Jose, CA 95134 www.altera.com Config-1.3 September 2007 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    automatic change over switch circuit diagram

    Abstract: linear handbook clock chip differential ring oscillator led using clock circuit diagram with AGX52005-1 SSTL-18 SPREAD-SPECTRUM SYSTEM
    Text: Section II. Clock Management This section provides information on clock management in Arria GX devices. It describes the enhanced and fast phase-locked loops PLLs that support clock management and synthesis for on-chip clock management, external system clock management, and high-speed I/O interfaces.


    Original
    PDF

    EP4CE15

    Abstract: EP4CE22 EP2AGX190 interlaken EP4CGX150 EP4CGX30 EP3SE50 EP4CE30 HC210 EP1C12
    Text: Quartus II Software Version 10.0 SP1 Device Support RN-01057 Release Notes This document provides late-breaking information about device support in the 10.0 SP1 version of the Altera Quartus® II software. For information about disk space and system requirements, refer to the readme.txt file in your


    Original
    PDF RN-01057 EP4CE15 EP4CE22 EP2AGX190 interlaken EP4CGX150 EP4CGX30 EP3SE50 EP4CE30 HC210 EP1C12

    HSTL standards

    Abstract: SSTL-18 class sstl 15-V AGX52008-1 APEX20KC
    Text: 8. Selectable I/O Standards in Arria GX Devices AGX52008-1.2 Introduction This chapter provides guidelines for using industry I/O standards in Arria GX devices, including: • ■ ■ ■ ■ I/O features I/O standards External memory interfaces I/O banks


    Original
    PDF AGX52008-1 HSTL standards SSTL-18 class sstl 15-V APEX20KC

    EPCS16SI8N

    Abstract: EPCS128 EPCS64SI16N EPCS16 EPCS 16 soic EPCS4 EPCS64 h5800 pin information ep3c5 EPCS1SI8N CG-250
    Text: 14. Serial Configuration Devices EPCS1, EPCS4, EPCS16, EPCS64, and EPCS128 Data Sheet C51014-3.1 Introduction The serial configuration devices provide the following features: • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 1 Altera Corporation May 2008


    Original
    PDF EPCS16, EPCS64, EPCS128) C51014-3 128-Mbit 16-pin EPCS64 EPCS16SI8N EPCS128 EPCS64SI16N EPCS16 EPCS 16 soic EPCS4 h5800 pin information ep3c5 EPCS1SI8N CG-250

    AGX52011-1

    Abstract: EPC16 EPCS128 EPCS16 EPCS64 vhdl code uart altera
    Text: Section VI. Configuration& Remote System Upgrades This section provides configuration information for all of the supported configuration schemes for Arria GX devices. These configuration schemes use either a microprocessor, configuration device, or download


    Original
    PDF

    B17C

    Abstract: teradyne flex tester AGX52001-1 AGX52002-1 AGX52003-1 AGX52004-1 AGX52005-1 AGX52006-1 AGX52007-1 AGX52008-1
    Text: Arria GX Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com AGX5V2-1.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF 152-pin B17C teradyne flex tester AGX52001-1 AGX52002-1 AGX52003-1 AGX52004-1 AGX52005-1 AGX52006-1 AGX52007-1 AGX52008-1

    Untitled

    Abstract: No abstract text available
    Text: B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0


    Original
    PDF PT-EP1AGX35C/D-1 RX28p RX28n TX28p TX28n RX27p RX27n TX27p TX27n RX26p

    EP3SL110F1152

    Abstract: EP3SE50F780 EP3SL340F1517 EPM7064AETA44-10 EP3C40Q240 EPM570T100 EP3SE110F1152 ep1c3t144 EP2C5AT144A7 ep1c3t100a8
    Text: Quartus II Device Support Release Notes March 2008 Quartus II version 7.2 Service Pack 3 This document provides late-breaking information about device support in this version of the Altera Quartus® II software. For information about memory, disk space, and system requirements, refer to the readme.txt file in your


    Original
    PDF RN-01036-1 EP3SL110F1152 EP3SE50F780 EP3SL340F1517 EPM7064AETA44-10 EP3C40Q240 EPM570T100 EP3SE110F1152 ep1c3t144 EP2C5AT144A7 ep1c3t100a8

    prbs parity checker and generator

    Abstract: AGX51001-2 0278 xf Verilog DDR memory model
    Text: Section I. Arria GX Device Data Sheet This section provides designers with the data sheet specifications for Arria GX devices. They contain feature definitions of the transceivers, internal architecture, configuration, and JTAG boundary-scan testing information, DC operating


    Original
    PDF

    B17C

    Abstract: frequency divider block diagram simple block diagram for digital clock EP1AGX50DF single phase ups block diagram AGX52001-2 8b10b EP1AGX20CF
    Text: 1. Arria GX Transceiver Architecture AGX52001-2.0 Introduction Arria GX is a protocol-optimized FPGA family that leverages Altera’s advanced multi-gigabit transceivers. The Arria GX transceiver blocks build on the success of the Stratix II GX family and are optimally


    Original
    PDF AGX52001-2 8B/10B B17C frequency divider block diagram simple block diagram for digital clock EP1AGX50DF single phase ups block diagram 8b10b EP1AGX20CF

    carry select adder

    Abstract: AGX51002-1
    Text: 2. Arria GX Architecture AGX51002-1.2 Transceivers Arria GX devices incorporate up to 12 high-speed serial transceiver channels that build on the success of the Stratix II GX device family. Arria GX transceivers are structured into full-duplex transmitter and


    Original
    PDF AGX51002-1 carry select adder

    full subtractor implementation using multiplexer

    Abstract: 8 bit adder and subtractor AGX52010-1
    Text: 10. DSP Blocks in Arria GX Devices AGX52010-1.1 Introduction ArriaTM GX devices have dedicated digital signal processing DSP blocks optimized for DSP applications requiring high data throughput. These DSP blocks combined with the flexibility of programmable logic devices


    Original
    PDF AGX52010-1 CDMA2000, full subtractor implementation using multiplexer 8 bit adder and subtractor

    AGX51003-1

    Abstract: AN414 AN418 AN423 EPCS128 EPCS64
    Text: 3. Configuration and Testing AGX51003-1.2 IEEE Std. 1149.1 JTAG BoundaryScan Support All ArriaTM GX devices provide Joint Test Action Group JTAG boundary-scan test (BST) circuitry that complies with the IEEE Std. 1149.1. JTAG boundary-scan testing can be performed either before or


    Original
    PDF AGX51003-1 instructioPCS64, EPCS128) AN414 AN418 AN423 EPCS128 EPCS64

    epcs16si8n

    Abstract: C51014-3 EPCS128SI16N 56FFFF EPCS64 EPCS1SI8N CG-250
    Text: 4. Serial Configuration Devices EPCS1, EPCS4, EPCS16, EPCS64, and EPCS128 Data Sheet C51014-3.0 Introduction The serial configuration devices provide the following features: • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 1 Altera Corporation August 2007


    Original
    PDF EPCS16, EPCS64, EPCS128) C51014-3 128-Mbit 16-pin EPCS16. epcs16si8n EPCS128SI16N 56FFFF EPCS64 EPCS1SI8N CG-250

    TCO 706

    Abstract: GX 6107
    Text: 4. DC and Switching Characteristics AGX51004-1.4 Operating Conditions Arria GX devices are offered in both commercial and industrial grades. Both commercial and industrial devices are offered in -6 speed grade only. This chapter contains the following sections:


    Original
    PDF AGX51004-1 TCO 706 GX 6107

    RX2 0832

    Abstract: UNSIGNED SERIAL DIVIDER using verilog
    Text: Section I. Arria GX Device Data Sheet This section provides designers with the data sheet specifications for Arria GX devices. They contain feature definitions of the transceivers, internal architecture, configuration, and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference


    Original
    PDF

    EP4CE6 package

    Abstract: EP4CE40 Altera EP4CE6 EP4CE55 5M240Z 5M1270Z QFN148 5m570z 5M40 5M80
    Text: Package Information Datasheet for Altera Devices DS-PKG-16.3 This datasheet provides package and thermal resistance information for Altera devices. Package information includes the ordering code reference, package acronym, leadframe material, lead finish plating , JEDEC outline reference, lead


    Original
    PDF DS-PKG-16 EP4CE6 package EP4CE40 Altera EP4CE6 EP4CE55 5M240Z 5M1270Z QFN148 5m570z 5M40 5M80

    schematic diagram atx Power supply 500w

    Abstract: pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS
    Text: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 Digital Signal Processors, iCoupler , iMEMS® and iSensor . . . . . 805, 2707, 2768-2769 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-568 RF Connectors . . . . . . . . . . . . . . . . . . . . . . Pages 454-455


    Original
    PDF P462-ND P463-ND LNG295LFCP2U LNG395MFTP5U US2011) schematic diagram atx Power supply 500w pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS

    transistor 2a92

    Abstract: 2a92 transistor
    Text: Arria GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com AGX5V1-1.0 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    PQFP 176

    Abstract: 240 pin rqfp drawing EP3C5E144 EP1K50-208 processor cross reference EP3C16F484 MS-034 1152 BGA 84 FBGA thermal TQFP 144 PACKAGE DIMENSION FBGA 1760
    Text: Altera Device Package Information May 2007 version 14.7 Document Revision History Data Sheet Table 1 shows the revision history for this document. Table 1. Document Revision History 1 Date and Document Version May 2007 v14.7 Changes Made ● ● ● ●


    Original
    PDF 144-Pin 100-Pin 256-Pin 780-Pin 256-Pin 68-Pin PQFP 176 240 pin rqfp drawing EP3C5E144 EP1K50-208 processor cross reference EP3C16F484 MS-034 1152 BGA 84 FBGA thermal TQFP 144 PACKAGE DIMENSION FBGA 1760

    EP1AGX20CF484

    Abstract: PLL11
    Text: Arria GX Device Family Pin Connection Guidelines PCG-01002-1.0 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and


    Original
    PDF PCG-01002-1 EP1AGX20CF484 PLL11