Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DDR PHY ASIC Search Results

    DDR PHY ASIC Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    DX9773-DLG2A01-A4 Renesas Electronics Corporation D7Pro Decoder ASIC Visit Renesas Electronics Corporation
    DX8773-ELG2A01-A4 Renesas Electronics Corporation D7Pro Encoder ASIC Visit Renesas Electronics Corporation
    DX7753-ULG2B01-A4 Renesas Electronics Corporation D7Pro Transcoder ASIC Visit Renesas Electronics Corporation
    DX0783-ULG2B01-A4 Renesas Electronics Corporation D7Pro Unified Transcoder/Encoder/Decoder ASIC Visit Renesas Electronics Corporation
    DX0793-ELG2B01-A4 Renesas Electronics Corporation D7Pro Unified Encoder/Decoder ASIC Visit Renesas Electronics Corporation

    DDR PHY ASIC Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    ddr phy

    Abstract: DDR PHY ASIC LSI Rapidchip CW000722 CW761041 g12 DDR lsi CW761030
    Text: RapidReady DDR-1 SDRAM Physical Layer Core CW761041 & CW000722 OVERVIEW FEATURES LSI Logic’s DDR-I physical layer core (PHY core) provides an integrationfriendly physical layer interface between the memory controller logic of the ASIC and the data and address busses of DDR-I SDRAM memory (see Figure1).


    Original     		PDF CW761041 CW000722) CW761041 18-micron CW000722 C20057 ddr phy DDR PHY ASIC LSI Rapidchip g12 DDR lsi CW761030

    MPC83xx, linux

    Abstract: MPC8568E MPC8568 QUICC Engine
    Text: MPC8568E Processor Board Block Diagram SODIMM DDR 72-bit 256 MB @ 533 MHz Data Rate From IO Board COP 16-pin LEDs I2C DIP-Switch Config Clock RJ-45 2x eTSEC Quad 10/100/1000 Ethernet PHY RJ-45 RJ-45 RJ-45 RJ-45 2x RS232 RJ-45 RJ-45 I2C2 Bus DUART 18V 10V DDR Core


    Original     		PDF MPC8568E 72-bit 16-pin RJ-45 RS232 MPC83xx, linux MPC8568 QUICC Engine

    CS200

    Abstract: 65nm DDR PHY ASIC HDMI to lvttl cmos logic 90nm DAC 90nm CS200A 65-NM UHS SD Card Hdmi to micro usb wiring
    Text: 65nm CMOS Standard Cell Leakage Current Large CS200 ASIC Series Server/ Network Low Power Power Low Lineup Lineup CS200LL CS200A HV-Tr DHV-Tr HS-Tr Mo C Mobile STD-Tr STD-Tr LL-Tr Computing High End Server HighHigh Performance Performance Lineup LineupCS200HP


    Original     		PDF CS200 CS200LL CS200A CS200HP CS200 12-layer 10-bit 33MS/s 1110MS/s 65nm DDR PHY ASIC HDMI to lvttl cmos logic 90nm DAC 90nm CS200A 65-NM UHS SD Card Hdmi to micro usb wiring

    CX6100

    Abstract: DDR PHY ASIC CX6104 CX61 CX6113 CHIPX CX6119 cx6112 tca 765
    Text: Product Brief CX6100 Structured ASIC with PCI Express Product Description The CX6100 product family combines a built-in, silicon-proven, industry standard PHY for PCI Express with the well-proven X-Cell architecture, to provide industry leading performance


    Original     		PDF CX6100 CX6100 Mbps/667 0289-6k-070-D DDR PHY ASIC CX6104 CX61 CX6113 CHIPX CX6119 cx6112 tca 765

    ALTMEMPHY

    Abstract: ddr phy DDR PHY ASIC DDR3 jedec h1l1
    Text: External Memory PHY Interface ALTMEMPHY (nonAFI) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01014-7.3 Software Version: Document Version: Document Date: 9.1 SP1 7.3 January 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words


    Original     		PDF UG-01014-7 ALTMEMPHY ddr phy DDR PHY ASIC DDR3 jedec h1l1

    atmel h020

    Abstract: atmel h022 uart baud rate spear AA13 ARM926EJ-S MAC110 PBGA420 SPEAR-09-H022 Atmel ARM9 ATMEL 0905
    Text: SPEAR-09-H022 SPEAr Head ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC PRELIMINARY DATA Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD tcm, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates


    Original     		PDF SPEAR-09-H022 ARM926EJ-S PBGA420 atmel h020 atmel h022 uart baud rate spear AA13 MAC110 PBGA420 SPEAR-09-H022 Atmel ARM9 ATMEL 0905

    atmel h020

    Abstract: M25Pxxx state machine for ahb to apb bridge multiport memory controller A13 cristal ARM926EJ-S electrical ATMEL 0905 INPUT/atmel h020
    Text: SPEAr-09-H020 SPEAr Head ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC PRELIMINARY DATA Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD tcm, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates with


    Original     		PDF SPEAr-09-H020 ARM926EJ-S atmel h020 M25Pxxx state machine for ahb to apb bridge multiport memory controller A13 cristal ARM926EJ-S electrical ATMEL 0905 INPUT/atmel h020

    ISSP90-STD

    Abstract: Ethernet-MAC ic ISSP90 TBGA-420 FC-BGA729
    Text: New ASIC Solution Platform TM ISSP ISSP1 Series ISSP90 Series ISSP1-STD Series ISSP1-HSI Series ISSP90-STD Series ISSP90-HSI Series ore> , easily, f e B n kly See c i r e u v q e d form N LSIs realize t a l P <A New erformance p - High- low cost and at NEC Electronics


    Original     		PDF ISSP90 ISSP90-STD ISSP90-HSI A16092EJ8V0PF00 Ethernet-MAC ic TBGA-420 FC-BGA729

    ddr phy interface

    Abstract: AN-550-2 module AN-550
    Text: AN 550: Using the DLL Phase Offset Feature in Stratix FPGAs and HardCopy ASICs AN-550-2.0 March 2010 This application note describes how to implement the delay-locked loop DLL phase offset feature with Altera Stratix® FPGAs and HardCopy® ASICs. Introduction


    Original     		PDF AN-550-2 ddr phy interface module AN-550

    DDR PHY ASIC

    Abstract: SiI 3012 satalink sata phy pioneer pll
    Text: SiI 3012 SATALink 2-Port PHY The SiI 3012 is a dual-channel Serial ATA SATA PHY featuring Silicon Image's SATALiteTM interface. The SiI 3012 is compliant with the Gen 1 (1st generation) Serial ATA specification, with each port capable of independently transmitting and receiving data at the full 1.5 Gbps rate.


    Original     		PDF SiI3012CT80 PB-0034 DDR PHY ASIC SiI 3012 satalink sata phy pioneer pll

    E300

    Abstract: MPC8360E MPC8548 mgw hardware DDR Controller 802.16e wimax chip hardware MGW
    Text: Application Summary Line Card in 802.16 WiMAX Wireless Equipment Using the PowerQUICC II Pro MPC8360E The IEEE-defined 802.16 standards are designed to ensure an always-on wireless 802.16 LINE CARD/SINGLE SECTOR BS HIGH-LEVEL ARCHITECTURE broadband data connection for both fixed (first


    Original     		PDF MPC8360E MCS8126 32-bit 66MHz LINECRD80216FS E300 MPC8360E MPC8548 mgw hardware DDR Controller 802.16e wimax chip hardware MGW

    Untitled

    Abstract: No abstract text available
    Text: SPEAR-09-H020 SPEAr Head ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC DATA BRIEF Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD tcm, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates with 8 channels internal DMA high speed


    Original     		PDF SPEAR-09-H020 ARM926EJ-S PBGA420

    SAS controller chip

    Abstract: Emulex SAS controller multi protocol serial controller
    Text: IOC 500S Complete Embedded Flexibility Embedded Storage Controllers High Performance SAS IOC The Emulex IOC 500S is the SAS I/O Controller member of Emulex’s driver compatible multiprotocol ASIC family designed for storage system providers that want flexibility in their


    Original     		PDF

    88E1111-B2-BAB1C000

    Abstract: 88E1111B2BAB1C000 88E1111-B2 -BAB-1I000 88E1111-B2 88E1111-B2-BAB 88E1111 Marvell PHY 88E1111 bsdl 88E1111 PHY registers map marvel phy 88e1111 reference design Marvell PHY 88E1111 Datasheet
    Text: MPC8569E-MDS-PB HW User Guide June 2009 Rev. 1.0 MPC8569E-MDS-PB Moduled Development System Processor Board HW User Guide Version 1.0 Freescale Semiconductor Table of Contents General Information Table of Contents List of Figures v List of Tables vii Chapter 1


    Original     		PDF MPC8569E-MDS-PB 88E1111-B2-BAB1C000 88E1111B2BAB1C000 88E1111-B2 -BAB-1I000 88E1111-B2 88E1111-B2-BAB 88E1111 Marvell PHY 88E1111 bsdl 88E1111 PHY registers map marvel phy 88e1111 reference design Marvell PHY 88E1111 Datasheet

    stratix2

    Abstract: AN328 EP2SGX90FF1508C3
    Text: External Memory Interface Design Guidelines for Stratix II, Stratix II GX, and Arria GX Devices Application Note 449 September 2007, v1.2 Introduction Stratix II and Stratix II GX devices offer support for double data rate DDR memories, such as DDR2/DDR SDRAM, QDRII+/QDRII SRAM,


    Original     		PDF AN-449-1 stratix2 AN328 EP2SGX90FF1508C3

    Untitled

    Abstract: No abstract text available
    Text: SPEAR-09-H022 SPEAr Head ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC DATA BRIEF Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD tcm, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates 16K LUT equivalent with 8 channels internal


    Original     		PDF SPEAR-09-H022 ARM926EJ-S PBGA420

    EP3C16F484C6

    Abstract: vhdl code hamming ecc hynix ddr3 vhdl coding for hamming code ALTMEMPHY vhdl code HAMMING LFSR EP2S60F1020C3 EP3SL110F1152C2 vhdl code hamming
    Text: Section I. DDR and DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com EMI_DDR_UG-1.3 Document Version: Document Date: 1.3 February 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    vhdl code hamming

    Abstract: DDR3 ECC SODIMM vhdl code hamming ecc vhdl code for ddr2 DDR SDRAM Controller look-ahead policy ddr2 ram ddr phy ddr2 ram slot pin detail EP3C16F484C6 DDR2 SDRAM ECC datasheet and Application Note
    Text: Section I. DDR and DDR2 SDRAM Controllers with ALTMEMPHY IP User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com EMI_DDR_UG-2.0 Document Version: Document Date: 2.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    RGMII to MII glueless connection

    Abstract: MPC8560 tsec application MPC8560 tsec interrupt MPC8560 tsec rgmii configuration MPC8560 tsec gmii configuration 3g router MPC8260 MPC8560 MPC860T coherency module
    Text: Freescale Semiconductor, Inc. Technical Summary MPC8560TS/D Rev. 0.6 7/2002 Freescale Semiconductor, Inc. MPC8560 Power QUICC III  Integrated Communications Processor The MPC8560 PowerQUICC III is a next-generation PowerQUICC II integrated communications processor. The MPC8560 provides integration of


    Original     		PDF MPC8560TS/D MPC8560 MPC8560 RGMII to MII glueless connection MPC8560 tsec application MPC8560 tsec interrupt MPC8560 tsec rgmii configuration MPC8560 tsec gmii configuration 3g router MPC8260 MPC860T coherency module

    QFN-88

    Abstract: CX6212 88 qfn DDR PHY ASIC CX6210 1602 KB lcd CHIPX LCD 1602 PLL in RTL Structured
    Text: Product Brief CX6200 Structured ASIC with USB 2.0 PHY Product Description The CX6200 product family—a member of the latest generation of Structured ASICs from ChipX—combines built-in, silicon-proven, industry standard PHYs for USB 2.0 High Speed On-the-Go OTG with the well-proven X-Cell Structured ASIC architecture to provide industry


    Original     		PDF CX6200 CX6200 Mbps/667 10MHz 0211-6K-070-D QFN-88 CX6212 88 qfn DDR PHY ASIC CX6210 1602 KB lcd CHIPX LCD 1602 PLL in RTL Structured

    atmel h020

    Abstract: atmel h022 atmel 0713 0x16000000 Atmel PART DATE CODE AA13 ARM926EJ-S MAC110 PBGA420 SPEAR-09-H022
    Text: SPEAR-09-H022 SPEAr Head200 ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD TCM, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates 16K LUT equivalent with 8 channels internal


    Original     		PDF SPEAR-09-H022 Head200 ARM926EJ-S 16-bit atmel h020 atmel h022 atmel 0713 0x16000000 Atmel PART DATE CODE AA13 MAC110 PBGA420 SPEAR-09-H022

    POWERPC E500

    Abstract: POWERPC E500 instruction set MPC8560 tsec interrupt rgmii specification 3g router MPC8260 MPC8540 MPC8560 MPC860T MPC8560 pci interrupt
    Text: Freescale Semiconductor, Inc. Advance Information MPC8560PB Rev. 0, 12/2003 Freescale Semiconductor, Inc. MPC8560 PowerQUICC III Integrated Communications Processor Product Brief The MPC8560 PowerQUICC III™ is a next-generation PowerQUICC II™ integrated


    Original     		PDF MPC8560PB MPC8560 MPC8560 POWERPC E500 POWERPC E500 instruction set MPC8560 tsec interrupt rgmii specification 3g router MPC8260 MPC8540 MPC860T MPC8560 pci interrupt

    atmel h020

    Abstract: atmel 0713 ATMEL 620 spear linux uart baud rate spear AA13 ARM926EJ-S MAC110 PBGA420 SPEAR-09-H022
    Text: SPEAR-09-H022 SPEAr Head200 ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC PRELIMINARY DATA Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD TCM, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates


    Original     		PDF SPEAR-09-H022 Head200 ARM926EJ-S PBGA420 atmel h020 atmel 0713 ATMEL 620 spear linux uart baud rate spear AA13 MAC110 PBGA420 SPEAR-09-H022

    DDR PHY ASIC

    Abstract: CX3000 CX5000 CX6100 PLL in RTL ARM926EJ BA12 BA22 cx-5900 ASIC USB 2.0
    Text: ChipX Offers Analog and Mixed-Signal ASIC Excellence ChipX, Inc. is a leading Analog and M ixed-Signal ASIC com pany with unique technology that allows you to reduce the cost, developm ent cycle and risk associated with com plex SoC/ASIC designs. ChipX brings more than 22 years of experience to the A SIC m arket


    OCR Scan     		PDF 550MHz CX4000 CX3000 CX6800 CX6900 CX5900 CX49Q0 CX6100 CX6200 1-800-95-CHIPX DDR PHY ASIC CX5000 PLL in RTL ARM926EJ BA12 BA22 cx-5900 ASIC USB 2.0