Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CY7C1316CV18 Search Results

    CY7C1316CV18 Datasheets (1)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    CY7C1316CV18 Cypress Semiconductor 18-Mbit DDR-II SRAM 2-Word Burst Architecture Original PDF

    CY7C1316CV18 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    CY7C1316CV18

    Abstract: CY7C1318CV18 CY7C1320CV18 CY7C1916CV18
    Text: CY7C1316CV18 CY7C1916CV18 CY7C1318CV18 CY7C1320CV18 PRELIMINARY 18-Mbit DDR-II SRAM 2-Word Burst Architecture Features Functional Description • 18-Mbit density 2M x 8, 2M x 9, 1M x 18, 512K x 36 • 300-MHz clock for high bandwidth • 2-Word burst for reducing address bus frequency


    Original
    CY7C1316CV18 CY7C1916CV18 CY7C1318CV18 CY7C1320CV18 18-Mbit 300-MHz CY7C1316CV18 CY7C1318CV18 CY7C1320CV18 CY7C1916CV18 PDF

    Untitled

    Abstract: No abstract text available
    Text: CY7C1316CV18 CY7C1916CV18 CY7C1318CV18 CY7C1320CV18 PRELIMINARY 18-Mbit DDR-II SRAM 2-Word Burst Architecture Features Functional Description • 18-Mbit density 2M x 8, 2M x 9, 1M x 18, 512K x 36 • 300-MHz clock for high bandwidth • 2-Word burst for reducing address bus frequency


    Original
    CY7C1316CV18 CY7C1916CV18 CY7C1318CV18 CY7C1320CV18 18-Mbit 300-MHz thC1316CV18 PDF

    CY7C1316CV18

    Abstract: CY7C1318CV18 CY7C1320CV18 CY7C1916CV18
    Text: CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture Features Functional Description • 18-Mbit density 2M x 8, 2M x 9, 1M x 18, 512K x 36 ■ 267 MHz clock for high bandwidth ■ 2-word burst for reducing address bus frequency


    Original
    CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18 18-Mbit CY7C1316CV18 CY7C1318CV18 CY7C1320CV18 CY7C1916CV18 PDF

    X18805

    Abstract: CY7C1316CV18 CY7C1318CV18 CY7C1320CV18 CY7C1916CV18
    Text: CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture Features Functional Description • 18-Mbit density 2M x 8, 2M x 9, 1M x 18, 512K x 36 ■ 267 MHz clock for high bandwidth ■ 2-word burst for reducing address bus frequency


    Original
    CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18 18-Mbit X18805 CY7C1316CV18 CY7C1318CV18 CY7C1320CV18 CY7C1916CV18 PDF