Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CMOS GATE NAND NOR XOR Search Results

    CMOS GATE NAND NOR XOR Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74HC4053FT Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, SPDT(1:2)/Analog Multiplexer, TSSOP16B, -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation
    74HC4051FT Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, SP8T(1:8)/Analog Multiplexer, TSSOP16B, -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation
    TLP5702H Toshiba Electronic Devices & Storage Corporation Photocoupler (Gate Driver Coupler), High-Topr / IGBT driver, 5000 Vrms, SO6L Visit Toshiba Electronic Devices & Storage Corporation
    TLP5705H Toshiba Electronic Devices & Storage Corporation Photocoupler (Gate Driver Coupler), High-Topr / IGBT driver, 5000 Vrms, SO6L Visit Toshiba Electronic Devices & Storage Corporation
    TB67H481FTG Toshiba Electronic Devices & Storage Corporation Stepping and Brushed Motor Driver /Bipolar Type / Vout(V)=50 / Iout(A)=3.0 / IN input type / VQFN32 Visit Toshiba Electronic Devices & Storage Corporation

    CMOS GATE NAND NOR XOR Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: NLX1G58 Configurable Multifunction Gate The NLX1G58 MiniGatet is an advanced high−speed CMOS multifunction gate. The device allows the user to choose logic functions AND, OR, NAND, NOR, XOR, INVERT and BUFFER. The device has Schmitt−trigger inputs, thereby enhancing noise


    Original     		PDF NLX1G58 613AD 613AE 613AF NLX1G58/D

    Untitled

    Abstract: No abstract text available
    Text: NL7SZ58 Configurable Multifunction Gate The NL7SZ58 is an advanced high−speed CMOS multifunction gate. The device allows the user to choose logic functions AND, OR, NAND, NOR, XOR, INVERT and BUFFER. The device has Schmitt−trigger inputs, thereby enhancing noise immunity.


    Original     		PDF NL7SZ58 NL7SZ58 NL7S58/D

    Untitled

    Abstract: No abstract text available
    Text: NLX1G58 Configurable Multifunction Gate The NLX1G58 MiniGatet is an advanced high−speed CMOS multifunction gate. The device allows the user to choose logic functions AND, OR, NAND, NOR, XOR, INVERT and BUFFER. The device has Schmitt−trigger inputs, thereby enhancing noise


    Original     		PDF NLX1G58 NLX1G58 613AE 613AF NLX1G58/D

    Untitled

    Abstract: No abstract text available
    Text: NLX1G58 Configurable Multifunction Gate The NLX1G58 MiniGatet is an advanced high-speed CMOS multifunction gate. The device allows the user to choose logic functions AND, OR, NAND, NOR, XOR, INVERT and BUFFER. The device has Schmitt-trigger inputs, thereby enhancing noise


    Original     		PDF NLX1G58 NLX1G58 613AF 613AE NLX1G58/D

    Untitled

    Abstract: No abstract text available
    Text: NL7SZ58 Configurable Multifunction Gate The NL7SZ58 is an advanced high-speed CMOS multifunction gate. The device allows the user to choose logic functions AND, OR, NAND, NOR, XOR, INVERT and BUFFER. The device has Schmitt-trigger inputs, thereby enhancing noise immunity.


    Original     		PDF NL7SZ58 SC-88 OT-363) NL7SZ58/D

    NL7SZ58

    Abstract: NL7SZ58DFT2G
    Text: NL7SZ58 Configurable Multifunction Gate The NL7SZ58 is an advanced high-speed CMOS multifunction gate. The device allows the user to choose logic functions AND, OR, NAND, NOR, XOR, INVERT and BUFFER. The device has Schmitt-trigger inputs, thereby enhancing noise immunity.


    Original     		PDF NL7SZ58 NL7SZ58 SC-88 OT-363) NL7SZ58/D NL7SZ58DFT2G

    Untitled

    Abstract: No abstract text available
    Text: NLX1G58 Configurable Multifunction Gate The NLX1G58 MiniGatet is an advanced high−speed CMOS multifunction gate. The device allows the user to choose logic functions AND, OR, NAND, NOR, XOR, INVERT and BUFFER. The device has Schmitt−trigger inputs, thereby enhancing noise


    Original     		PDF NLX1G58 613AD 613AE 613AF NLX1G58/D

    Untitled

    Abstract: No abstract text available
    Text: NL7SZ58 Configurable Multifunction Gate The NL7SZ58 is an advanced high-speed CMOS multifunction gate. The device allows the user to choose logic functions AND, OR, NAND, NOR, XOR, INVERT and BUFFER. The device has Schmitt-trigger inputs, thereby enhancing noise immunity.


    Original     		PDF NL7SZ58 SC-88 OT-363) NL7SZ58/D

    Structure of D flip-flop DFFSR

    Abstract: AOI222 INV4 OAI23 atmel 424 MUX CMOS 0753B 5-input NAND Gates pic single phase inverter OAI22
    Text: ATL50 Features • • • • • • • • 0.5µm Drawn Gate Length 0.45µm Leff Sea-of-Gates Architecture With Triple Level Metal 3.3 Volt Operation 5.0 Volt compatible input buffers On-Chip Phase Locked Loop (PLL) Available to Synthesize Frequencies up to


    Original     		PDF ATL50 ATL50 Structure of D flip-flop DFFSR AOI222 INV4 OAI23 atmel 424 MUX CMOS 0753B 5-input NAND Gates pic single phase inverter OAI22

    atmel 424

    Abstract: AMBIT inverter atmel 545 ATMEL 340 crystal oscillator buffer Structure of D flip-flop DFFSR s051 crystal OAI222 CMOS Transmission gate Specifications Tri-State Buffer CMOS
    Text: Features • 0.5 µm Drawn Gate Length 0.45µm Leff Sea-of-Gates Architecture With Triple Level Metal • 3.3V Operation • 5.0V Compatible Input Buffers • On-chip Phase Locked Loop (PLL) Available to Synthesize Frequencies up to 150 MHz • • • •


    Original     		PDF ATL50 0753B 11/99/xM atmel 424 AMBIT inverter atmel 545 ATMEL 340 crystal oscillator buffer Structure of D flip-flop DFFSR s051 crystal OAI222 CMOS Transmission gate Specifications Tri-State Buffer CMOS

    PO61

    Abstract: ATMEL 340 atmel 424 ATLS60 ATL60 ttl buffer 3.6v Tri-State Buffer bga ambit inverter circuit AOI222 ATMEL 218
    Text: Features • • • • • • • • 0.6 µm Drawn Gate Length 0.5 µm Leff Sea-of-Gates Architecture with Triple Level Metal 5.0V, 3.3V and 2.0V Operation including Mixed Voltages On-chip Phase Locked Loop Available to Synthesize Frequencies up to 150 MHz and


    Original     		PDF ATL60 0388C 11/99/xM PO61 ATMEL 340 atmel 424 ATLS60 ttl buffer 3.6v Tri-State Buffer bga ambit inverter circuit AOI222 ATMEL 218

    3 to 8 bit decoder vhdl IEEE format

    Abstract: ATL60 ATLS60 PO61 ttl buffer
    Text: ATL60 Features x x x x x x x x 0.6Pm Drawn Gate Length 0.5Pm Leff Sea-of-Gates Architecture With Triple Level Metal 5.0 Volt, 3.3 Volt, and 2.0 Volt Operation Including Mixed Voltages On Chip Phase Locked Loop Available to Synthesize Frequencies up to 150 MHz and Manage Chip-to-Chip Clock Skew


    Original     		PDF ATL60 ATL60 3 to 8 bit decoder vhdl IEEE format ATLS60 PO61 ttl buffer

    Tri-State Buffer CMOS

    Abstract: PTS41 books schmitt trigger cmos buffer 8x buffer cmos ATL60 ATLS60 mux8n AOI222
    Text: ATL60 Features • • • • • • • • 0.6µm Drawn Gate Length 0.5µm Leff Sea-of-Gates Architecture With Triple Level Metal 5.0 Volt, 3.3 Volt, and 2.0 Volt Operation Including Mixed Voltages On Chip Phase Locked Loop Available to Synthesize Frequencies up to


    Original     		PDF ATL60 ATL60 Tri-State Buffer CMOS PTS41 books schmitt trigger cmos buffer 8x buffer cmos ATLS60 mux8n AOI222

    atmel 952

    Abstract: atmel h 952 ATL35 vhdl code for flip-flop jk flip flop to d flip flop conversion RTL 204 605 vhdl code for D Flipflop dssb oak dsp AOI222
    Text: Features • High Speed - 150 ps Gate Delay - 2 input NAND, FO=2 nominal • Up to 3.7 Million Used Gates and 976 Pins • System Level Integration Technology ™ ARM7TDMI and AVR RISC Microcontrollers, OakDSP™ and Lode™DSP Cores, 10T/100 Ethernet MAC, USB and PCI Cores,


    Original     		PDF 10T/100 ATL35 atmel 952 atmel h 952 vhdl code for flip-flop jk flip flop to d flip flop conversion RTL 204 605 vhdl code for D Flipflop dssb oak dsp AOI222

    TTL Schmitt-Trigger Inverters

    Abstract: Structure of D flip-flop DFFSR Tri-State Buffer CMOS TTL 3 input or gate ttl buffer TTL nand 3 input or gate 3 input Decoders actel PLL schematic AOI222
    Text: ATL60 Features • • • • • • • • 0.6µm Drawn Gate Length 0.5µm Leff Sea-of-Gates Architecture With Triple Level Metal 5.0 Volt, 3.3 Volt, and 2.0 Volt Operation Including Mixed Voltages On Chip Phase Locked Loop Available to Synthesize Frequencies up to


    Original     		PDF ATL60 ATL60 TTL Schmitt-Trigger Inverters Structure of D flip-flop DFFSR Tri-State Buffer CMOS TTL 3 input or gate ttl buffer TTL nand 3 input or gate 3 input Decoders actel PLL schematic AOI222

    74573

    Abstract: 74574 7486 XOR GATE 7486 full adder latch 74574 7408, 7404, 7486, 7432 7490 Decade Counter 74373 cmos dual s-r latch 2 bit magnitude comparator using 2 xor gates design a BCD counter using j-k flipflop
    Text: Semiconductor Logic Device Cross-Reference Here is a comprehensive cross-reference of TTL and CMOS chips that are readily available over the counter from such places as Maplin Electronics in the UK . Tables of both TTL and CMOS devices are provided along with tables grouping chips with the same functionality together.


    Original     		PDF

    XOR Gates

    Abstract: 8 bit XOR Gates 4 input, 4 D flip-flops 2-bit adder layout schematic XOR Gates TTL ALU of 4 bit adder and subtractor ALU of 4 bit adder and subtractor CMOS XNOR Gates Nand gate Crystal Oscillator high frequency tristate xnor gate
    Text: Standard Cell General Features • • • • • 0.8µm single poly, double metal CMOS technology Operating voltage 5V/3V Propagation delay of 2-input NAND with fanout=2 – 0.3ns for 5V high performance – 0.5ns for 5V high density – 0.5ns for 3V high performance


    Original     		PDF 64words 64bits/word 32bits/word 64words 128words 32Kbits 128bits 128Kbits XOR Gates 8 bit XOR Gates 4 input, 4 D flip-flops 2-bit adder layout schematic XOR Gates TTL ALU of 4 bit adder and subtractor ALU of 4 bit adder and subtractor CMOS XNOR Gates Nand gate Crystal Oscillator high frequency tristate xnor gate

    Verilog code of 1-bit full subtractor

    Abstract: Verilog code "1-bit full subtractor" verilog hdl code for D Flip flop accumulator verilog code for jk flip flop vhdl code for barrel shifter verilog code for 64 bit barrel shifter XOR Gates 5D208 8 BIT ALU design with verilog code full adder using x-OR and NAND gate
    Text: Full Custom Design Expertise • • • • • • • • • • Microcontroller DSP PC peripheral Remote controller Telephone Communications Speech synthesizer Melody/Rhythm Home appliances Hand-held LCD games Process Process Operating Voltage 7.0µm TOCMOS


    Original     		PDF 2V/24V 0V/30V Verilog code of 1-bit full subtractor Verilog code "1-bit full subtractor" verilog hdl code for D Flip flop accumulator verilog code for jk flip flop vhdl code for barrel shifter verilog code for 64 bit barrel shifter XOR Gates 5D208 8 BIT ALU design with verilog code full adder using x-OR and NAND gate

    atmel 216

    Abstract: ECL IC NAND CQFP 256 PIN actel Atmel 642 PO22 tri state ATL35 atmel 334 20PCI atmel h 952
    Text: Features • High-speed - 150 ps Gate Delay - 2-input NAND, FO = 2 nominal • Up to 2.7 Million Used Gates and 976 Pins • System Level Integration Technology – Cores: ARM7TDMI and AVR RISC Microcontrollers, OakDSP™ and LodeDSPCores™, 10T/100 Ethernet MAC, USB and PCI Cores


    Original     		PDF 10T/100 ATL35 0802E 10/99/0M atmel 216 ECL IC NAND CQFP 256 PIN actel Atmel 642 PO22 tri state atmel 334 20PCI atmel h 952

    z63n

    Abstract: t28000 z65n 07in M6008 mitsubishi lable fr1s MITSUBISHI GATE ARRAY z66n R12W
    Text: A m itsu b ish i ELECTRO N IC DEVICE GROUP P R E LIM IN A R Y M6008X 0.8 Jim CMOS GATE ARRAYS Mitsubishi M6008X Series 0.8 Jim CMOS Gate Arrays INTRODUCTION Mitsubishi offers sub-m icron CMOS Gate Arrays us­ ing a 0.8 micron drawn twin well silicon gate process


    OCR Scan     		PDF M6008X MDS-GA-02-03-91 z63n t28000 z65n 07in M6008 mitsubishi lable fr1s MITSUBISHI GATE ARRAY z66n R12W

    m60013

    Abstract: M60016 m60011 M60014 z46n M60030 M60024 Z24N M60012 m60043
    Text: A m its u b is h i CMOS GATE ARRAYS ELECTRONIC DEVICE GROUP Mitsubishi CMOS Gate Arrays INTRODUCTION Mitsubishi offers three fami­ lies of CMOS gate arrays: 1.0 /im, 1.3 /j.m, and 2.0 ji.m, with usable gates ranging from 200 to 35,000. The 1.0 and 1.3 p.m devices are


    OCR Scan     		PDF MDS-GA-11-90-RK m60013 M60016 m60011 M60014 z46n M60030 M60024 Z24N M60012 m60043

    AOI222

    Abstract: P02B OAI222
    Text: ATL50 Features • • • • • • • • 0.5|.im Drawn Gate Length 0.45|am Left Sea-of-Gates Architecture With Triple Level Metal 3.3 Volt Operation 5.0 Volt compatible input buffers On-Chip Phase Locked Loop (PLL) Available to Synthesize Frequencies up to


    OCR Scan     		PDF ATL50 ATL50 AOI222 P02B OAI222

    PTS41

    Abstract: CMOS GATE ARRAY buf8
    Text: ATL60 Features • O.tHim Drawn Gate Length O.Stim Left Sea-of-Gates Architecture With Triple Level Metal • 5.0 Volt, 3.3 Volt, and 2.0 Volt Operation Including Mixed Voltages • On Chip Phase Locked Loop Available to Synthesize Frequencies up to 150 MHz and Manage Chlp-to-Chip Clock Skew


    OCR Scan     		PDF ATL60 ATL60 PTS41 CMOS GATE ARRAY buf8

    b556

    Abstract: PD67000 2222 kn a PD67030 B558 pd67020 F314 AN b559 F304 F424
    Text: N E C 6427S2S N E C ELECTRONICS INC TÖ Ô Ê | L.M275ES QQlTTñM fl J ~ D V - ^ /Z - ìS ' Bi-CMOS-4 ADVANCED PROCESS b ì-c m o s g a t e a r r a y s ELECTRONICS INC 98D 17984 NEC Electronics Inc. February 1988 Description Features The Bi-CM O S-4 gate arrays feature the high speed of


    OCR Scan     		PDF 6427S2S M275ES bM27525 I7993 T-45W/-/5 b556 PD67000 2222 kn a PD67030 B558 pd67020 F314 AN b559 F304 F424