Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CHN 614 Search Results

    CHN 614 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    CHN 550

    Abstract: CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent
    Text: R&S ZNC/ZND Vector Network Analyzers User Manual ;xíÇ2 User Manual Test & Measurement 1173.9557.02 ─ 26 This manual describes the following vector network analyzer types: ● R&S®ZNC3 (2 ports, 9 kHz to 3 GHz, N connectors), order no. 1311.6004K12


    Original
    PDF 6004K12 ZNC-B10 ZN-B14 ZNC-B19 ZNC3-B22 ZNC-K19 VXI-11 CHN 550 CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent

    CHN b42

    Abstract: chn 743 pin of chn 743 chn 529 CHN 524 chn 729 CHN 849 CHN 616 CHN 847 RYM 17-18
    Text: ADSP-21065L SHARC DSP Technical Reference Revision 2.0, July 2003 Part Number 82-001903-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2003 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent


    Original
    PDF ADSP-21065L I-127 I-128 16-bit CHN b42 chn 743 pin of chn 743 chn 529 CHN 524 chn 729 CHN 849 CHN 616 CHN 847 RYM 17-18

    MCP3912

    Abstract: No abstract text available
    Text: MCP3912 3V Four-Channel Analog Front End Features: Description: • Four Synchronous Sampling 24-bit Resolution Delta-Sigma A/D Converters • 93.5 dB SINAD, -107 dBc Total Harmonic Distortion THD (up to 35th Harmonic), 112 dBFS SFDR for Each Channel • Enables 0.1% Typical Active Power Measurement


    Original
    PDF MCP3912 24-bit 16-Bit MCP3912

    FRAME2

    Abstract: No abstract text available
    Text: MCP3919 3V Three-Channel Analog Front End Features: Description: • Three Synchronous Sampling 24-bit Resolution Delta-Sigma A/D Converters • 93.5 dB SINAD, -107 dBc Total Harmonic Distortion THD (up to 35th Harmonic), 112 dBFS SFDR for Each Channel • Enables 0.1% Typical Active Power Measurement


    Original
    PDF MCP3919 24-bit 16-bit FRAME2

    Untitled

    Abstract: No abstract text available
    Text: MCP3910 3V Two-Channel Analog Front End Features: Description: • Two Synchronous Sampling 24-bit Resolution Delta-Sigma A/D Converters • 93.5 dB SINAD, -107 dBc Total Harmonic Distortion THD (up to 35th harmonic), 112 dB Spurious-Free Dynamic Range (SFDR) for Each


    Original
    PDF MCP3910 24-bit 16-bit Register-60-4-227-8870

    rbs 6201 manual

    Abstract: rbs 6201 POWER CONSUMPTION chn 452 rbs 6201 specification chn 710 SCR PIN CONFIGURATION CHN 035 RBS 6201 INFORMATION SDH 209 rbs 6201 LOP 36 AF
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO NOVEMBER 2003 REV. P1.0.4 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution. The XRT86L38 contains an integrated DS1/


    Original
    PDF XRT86L38 XRT86L38 TR54016, G-703, rbs 6201 manual rbs 6201 POWER CONSUMPTION chn 452 rbs 6201 specification chn 710 SCR PIN CONFIGURATION CHN 035 RBS 6201 INFORMATION SDH 209 rbs 6201 LOP 36 AF

    Crystal Oscillator TXC

    Abstract: TXC crystal osc chn 614 MAS7838 TXC-2 OSC ci 78l05 Buffer with Baud Rate Converter txc crystal TXC oscillator 6CL28
    Text: MAS7838 Corporation SIGNAL PROCESSING EXCELLENCE CMOS Asynchronous to Synchronous Converter • Interfaces an asynchronous channel to a synchronous channel ■ Implements CCITT recommendation V.22 ■ 64 kbps transmission rate ■ 25mW typical power dissipation


    Original
    PDF MAS7838 MAS7838 78L05 1N4001 RS232 MAS7838CN Crystal Oscillator TXC TXC crystal osc chn 614 TXC-2 OSC ci 78l05 Buffer with Baud Rate Converter txc crystal TXC oscillator 6CL28

    add 2201

    Abstract: l 7135 MOTOROLA MP
    Text: XRT86L34 PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO NOVEMBER 2003 REV. P1.0.2 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution. The XRT86L34 contains an integrated DS1/ E1/J1 framer and LIU which provide DS1/E1/J1 framing and error accumulation in accordance with ANSI/


    Original
    PDF XRT86L34 XRT86L34 add 2201 l 7135 MOTOROLA MP

    processor cross reference

    Abstract: DATASHEET OF DMA dma controller ADSP-21065 ADSP-21065L CHN 643 CHN 632 CHN 617 CHN 616 CHN 642
    Text:  '0$ Figure 6-0. Listing 6-0. Table 6-0. Table 6-0. Direct Memory Access DMA provides a mechanism for transferring an entire block of data. The processor’s on-chip DMA controller relieves the core processor of moving data between internal memory and an external data source or


    Original
    PDF ADSP-21065L ADSP-21065L processor cross reference DATASHEET OF DMA dma controller ADSP-21065 CHN 643 CHN 632 CHN 617 CHN 616 CHN 642

    CHN 648

    Abstract: chn 542 CHN 612 diode CHN 552 CHN 628 CHN 522 CHN 632 chn 637 chn 621 CHN 631
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.5 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    PDF XRT86L38 XRT86L38 CHN 648 chn 542 CHN 612 diode CHN 552 CHN 628 CHN 522 CHN 632 chn 637 chn 621 CHN 631

    CHN 612 diode

    Abstract: CHN 545 CHN 648 chn 542 CHN 519 ST chn 624 CHN 507 SCR PIN CONFIGURATION CHN 035 CHN 522 CHN 535
    Text: áç XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO AUGUST 2004 REV. P1.1.6 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    PDF XRT86L38 XRT86L38 CHN 612 diode CHN 545 CHN 648 chn 542 CHN 519 ST chn 624 CHN 507 SCR PIN CONFIGURATION CHN 035 CHN 522 CHN 535

    chn 924

    Abstract: chn 648 equivalent
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    PDF XRT86L38 XRT86L38 TR54016, G-703, chn 924 chn 648 equivalent

    chn 924

    Abstract: CHN 643 144T1 CHN G4 120 chn 648 equivalent 1/CHN 545
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO MAY 2004 REV. P1.1.1 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    PDF XRT86L38 XRT86L38 TR54016, G-703, chn 924 CHN 643 144T1 CHN G4 120 chn 648 equivalent 1/CHN 545

    D4710

    Abstract: M01F E853 M6G DATASHEET z421 A616 K4170 5A6Y
    Text: E= 70D056='*A616*9F)18*?)G,*H I>G)D/)=*+JJH !"#$%&' )*+,-*./01232*&456/7)8*916/070:);8 <)1=>%?)@0>567*AB?*C62)=*&=652D011)=2 • <Y#BY#$B(P&%$3(5.#(%$ ■ 0%"5'3.##&%4&5"-6&$.5BY# S(70P610>52 ■ F&#%(4%&1.(5"6$5&#P(%:'$#($789$:3 ■ \&%I$2&5'&T$P"Q&42.Q.'.(5$3Y6#.B6&O.51$]!S!F^


    Original
    PDF 70D056= 652D011) 70P610 D4710 M01F E853 M6G DATASHEET z421 A616 K4170 5A6Y

    CHN G4 141

    Abstract: No abstract text available
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.1.0 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    PDF XRT86L38 XRT86L38 CHN G4 141

    CHN G4 309

    Abstract: 40 serice free DMO 565 R CHN 932
    Text: xr XRT86L38 PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JANUARY 2005 REV. P1.1.7 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .


    Original
    PDF XRT86L38 XRT86L38 CHN G4 309 40 serice free DMO 565 R CHN 932

    DMO 565 R

    Abstract: chn 648 equivalent CHN 507 CHN 618 CHN 552 TS13 SCR PIN CONFIGURATION CHN 035 dmo 265 chn 605 nB00
    Text: XRT86VL32 PRELIMINARY PRELIMINARY DUAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.0.0 GENERAL DESCRIPTION The XRT86VL32 is a two-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL32 provides protection


    Original
    PDF XRT86VL32 XRT86VL32 DMO 565 R chn 648 equivalent CHN 507 CHN 618 CHN 552 TS13 SCR PIN CONFIGURATION CHN 035 dmo 265 chn 605 nB00

    ST CHN 510

    Abstract: 83C97 chn 809 chn 809 ST
    Text: 83C97 T e chn o log y, In co rp o rate d 10BASE-T Ethernet Transceiver With On Chip Filters and Digital Interface and Serial Port PRELIMINARY October 1994 SEEQ AutoDUPLEX Designation S ym bol indentifies product as A u to D U P L E X device. Description


    OCR Scan
    PDF 83C97 10BASE-T 83C97 10BASET) ST CHN 510 chn 809 chn 809 ST

    chn 809

    Abstract: chn 809 ST Transistor TT 2246 transistor chn 037 MO40 TT 2246 transistor capacitor JA8 KMA Series 232 pin diagram of BC 547 SABRE 408
    Text: 83C95 T e chn o log y, Inco rp o rate d 10BASE-T Ethernet Transceiver With On Chip Filters And AUI PRELIMINARY October 1994 S E E Q A u to D U P L E X D esignation Symbol indentifies product as AutoDUPLEX device. D escription The 83C95 is a highly integrated analog interface 1C for


    OCR Scan
    PDF 83C95 10BASE-T 83C95 10BASET) 10BASET chn 809 chn 809 ST Transistor TT 2246 transistor chn 037 MO40 TT 2246 transistor capacitor JA8 KMA Series 232 pin diagram of BC 547 SABRE 408

    Transistor TT 2246

    Abstract: transistor chn 911 TT 2246 transistor jm31a pulse electronics era transformer transistor chn 037 chn 809 S4744
    Text: SEEQ T e chn o log y, Inco rp o rate d 83C96 10BASE-T Ethernet Transceiver With On Chip Filters and Digital Interface PRELIMINARY October 1994 SEEQ AutoDUPLEX Designation Sym bol indentifies product as A u to D U P L E X device. Description The 83C96 is a highly integrated analog interface 1C for


    OCR Scan
    PDF 83C96 10BASE-T 83C96 10BASET) 10BASET Transistor TT 2246 transistor chn 911 TT 2246 transistor jm31a pulse electronics era transformer transistor chn 037 chn 809 S4744

    sla6050

    Abstract: S-MOS Systems chn 513 S-MOS SYSTEMS INC sla6430 SLA6000 CHN 820
    Text: s m a r mw' r w •a s . \ i\. i ?â \ .i i _ ' m m \ t Hi ill 11 Ik . SYSTEMS CMOS GATE ARRAYS 5 ,-i>° Û 000949 SLA 6000 GENERAL DESCRIPTION FEATURES The SLA 6000 series consists of a group of 10 C M O S gate arrays w ith gate co un ts from 513 to 6206 gates.


    OCR Scan
    PDF SLA6000 SLA6000 sla6050 S-MOS Systems chn 513 S-MOS SYSTEMS INC sla6430 CHN 820

    CHN 804

    Abstract: No abstract text available
    Text: WTELEDYNE COMPONENTS TC804 12-BIT xP-COMPATIBLE MULTIPLEXED A/D CONVERTER FEATURES GENERAL DESCRIPTION • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ T h e T C 8 04 is a 12-bit (p lu s sign and o ver-range analog to digital con verte r. It is e q uivalen t to th e p o pular T C 7109A


    OCR Scan
    PDF TC804 12-BIT 12-bit 50ppm/ CHN 804

    TC804CLS

    Abstract: tc804 17B02 ERO 1841 capacitor ROE 1840
    Text: T E LE D Y NE COMPONENTS 3bE D A TlTbüE 0007104 0 - T S I- lO WTELEDYNE COMPONENTS ~ V2L TC804 12-BIT |xP-COMPATIBLE MULTIPLEXED A/D CONVERTER FEATURES GENERAL DESCRIPTION • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ The TC804 is a 12-bit plus sign and over-range analog


    OCR Scan
    PDF TC804 12-BIT 12-bit 50ppmA G0G72D2 -033JI TC804CLS tc804 17B02 ERO 1841 capacitor ROE 1840

    Untitled

    Abstract: No abstract text available
    Text: IDT74FCT3807/A 3.3V CMOS 1-TO-10 CLOCK DRIVER In te g rate d D ev ice T ech n ology , Inc. FEATURES: DESCRIPTION: • 0 .5 M IC R O N C M O S Technology • G u aran teed low skew < 3 5 0 p s m ax. • V ery low duty cycle distortion < 3 5 0p s (m ax.) •


    OCR Scan
    PDF IDT74FCT3807/A 1-TO-10 MO-150, /13/V