CHN 550
Abstract: CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent
Text: R&S ZNC/ZND Vector Network Analyzers User Manual ;xíÇ2 User Manual Test & Measurement 1173.9557.02 ─ 26 This manual describes the following vector network analyzer types: ● R&S®ZNC3 (2 ports, 9 kHz to 3 GHz, N connectors), order no. 1311.6004K12
|
Original
|
PDF
|
6004K12
ZNC-B10
ZN-B14
ZNC-B19
ZNC3-B22
ZNC-K19
VXI-11
CHN 550
CHN 545
chn 710
CHN 712
chn 538
CHN 431
CHN 709
CHN 741
chn 738
chn 648 equivalent
|
CHN 234 diode
Abstract: dali master schematic GRM188B31H104KA92D DMX RECEIVER diode chn 115 dali power supply circuit diagram dmx512 RK73B1 chn 711 dali schematic
Text: To our customers, Old Company Name in Catalogs and Other Documents On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid
|
Original
|
PDF
|
G0706
CHN 234 diode
dali master schematic
GRM188B31H104KA92D
DMX RECEIVER
diode chn 115
dali power supply circuit diagram
dmx512
RK73B1
chn 711
dali schematic
|
chn 513
Abstract: chn 135 GRM188B11H102KA01D CHN 219 GRM188B31H104KA92D grm188B31E105K RK73B1ETTD104J CHN 136 chn 238 RK73B1ETTD121J
Text: お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジ が合併し両社の全ての事業が当社に承継されております。従いまして、本資料中には旧社
|
Original
|
PDF
|
78K0/Ix2LED
78K0/IY2
78K0/IA2
78K0/IB2
U19666JJ1V0AN001
U19666JJ1V0AN
chn 513
chn 135
GRM188B11H102KA01D
CHN 219
GRM188B31H104KA92D
grm188B31E105K
RK73B1ETTD104J
CHN 136
chn 238
RK73B1ETTD121J
|
Untitled
Abstract: No abstract text available
Text: MCP3914 3V Eight-Channel Analog Front End Features: Description: • Eight Synchronous Sampling 24-bit Resolution Delta-Sigma Analog-to-Digital A/D Converters The MCP3914 is a 3V eight-channel Analog Front End (AFE), containing eight synchronous sampling deltasigma, Analog-to-Digital Converters (ADC), eight
|
Original
|
PDF
|
MCP3914
24-bit
MCP3914
16/24-bit
DS20005216A-page
|
M2KA
Abstract: HEPC XS2F-D523-D80-A OMR H C3JW ly2f t2 YAZAKI Terminal7116-4022 WL01CA 54151A
Text: We surveyed SVHC 161 substances. REACH/SVHC Information Product description SMCI XB. SMC TE SENSOR YA-JA01 PB FREE SENSOR YA-HC05 PBFREE SP SMC DI SENSOR YA-HC04 SMC DI SENSOR YA-JB01 SENSOR YA-HC09(SP) SENSOR YA-HA01PB-FREE(SP) SENSOR YA-HC09 SMC YA-JA02 A-TE SENSOR
|
Original
|
PDF
|
YA-JA01
YA-HC05
YA-HC04
YA-JB01
YA-HC09
YA-HA01PB-FREE
YA-HC09
YA-JA02
YA-HC18
YA-JB05
M2KA
HEPC
XS2F-D523-D80-A
OMR H
C3JW
ly2f t2
YAZAKI Terminal7116-4022
WL01CA
54151A
|
CHN b42
Abstract: chn 743 pin of chn 743 chn 529 CHN 524 chn 729 CHN 849 CHN 616 CHN 847 RYM 17-18
Text: ADSP-21065L SHARC DSP Technical Reference Revision 2.0, July 2003 Part Number 82-001903-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2003 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent
|
Original
|
PDF
|
ADSP-21065L
I-127
I-128
16-bit
CHN b42
chn 743
pin of chn 743
chn 529
CHN 524
chn 729
CHN 849
CHN 616
CHN 847
RYM 17-18
|
Untitled
Abstract: No abstract text available
Text: MCP3913 3V Six-Channel Analog Front End Features: Description: • Six Synchronous Sampling 24-bit Resolution Delta-Sigma A/D Converters • 94.5 dB SINAD, -107 dBc Total Harmonic Distortion THD (up to 35th Harmonic), 112 dBFS SFDR for Each Channel • Enables 0.1% Typical Active Power Measurement
|
Original
|
PDF
|
MCP3913
24-bit
16-bit
Oversam4-91-708-08-91
DS20005227A-page
|
chn 752
Abstract: mcp3903 chn 608 CHN 530 CHN 534 CHN G4 chn 751 CHN 535 CHN 524 A003
Text: MCP3903 Six Channel Delta Sigma A/D Converter Features Description • Six Synchronous Sampling 16/24-bit Resolution Delta-Sigma A/D Converters with Proprietary Multi-Bit Architecture • 91 dB SINAD, -100 dBc Total Harmonic Distortion THD (up to 35th harmonic), 102 dB Spurious-free
|
Original
|
PDF
|
MCP3903
16/24-bit
DS25048B-page
chn 752
mcp3903
chn 608
CHN 530
CHN 534
CHN G4
chn 751
CHN 535
CHN 524
A003
|
MCP3912
Abstract: No abstract text available
Text: MCP3912 3V Four-Channel Analog Front End Features: Description: • Four Synchronous Sampling 24-bit Resolution Delta-Sigma A/D Converters • 93.5 dB SINAD, -107 dBc Total Harmonic Distortion THD (up to 35th Harmonic), 112 dBFS SFDR for Each Channel • Enables 0.1% Typical Active Power Measurement
|
Original
|
PDF
|
MCP3912
24-bit
16-Bit
MCP3912
|
Untitled
Abstract: No abstract text available
Text: MCP3903 Six Channel Delta Sigma A/D Converter Features Description • Six Synchronous Sampling 16/24-bit Resolution Delta-Sigma A/D Converters with Proprietary Multi-Bit Architecture • 91 dB SINAD, -100 dBc Total Harmonic Distortion THD (up to 35th harmonic), 102 dB Spurious-free
|
Original
|
PDF
|
MCP3903
16/24-bit
DS25048B-page
|
CHN G4 141
Abstract: CHN G4 112 chn 711 chn 832 CHN 833 CHN G4 136 CHN G4 119 TS22 CHN G4 140 XRT86VL32IB
Text: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION JANUARY 2007 REV. 1.2.2 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,
|
Original
|
PDF
|
XRT86VL3x
XRT86VL3x
CHN G4 141
CHN G4 112
chn 711
chn 832
CHN 833
CHN G4 136
CHN G4 119
TS22
CHN G4 140
XRT86VL32IB
|
CHN G4 136
Abstract: CHN G4 319 CHN G4 117 CHN G4 CHN 922 equivalent CHN 703 SLC96 alarm frame format chn 711 chn 037 digital clock with alarm using 8051
Text: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION JULY 2006 REV. 1.2.0 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,
|
Original
|
PDF
|
XRT86VL3x
XRT86VL3x
CHN G4 136
CHN G4 319
CHN G4 117
CHN G4
CHN 922 equivalent
CHN 703
SLC96 alarm frame format
chn 711
chn 037
digital clock with alarm using 8051
|
CHN G4 136
Abstract: chn 711 CHN G4 141 CHN G4 124 CHN G4 137 CHN 423
Text: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION JANUARY 2007 REV. 1.2.2 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,
|
Original
|
PDF
|
XRT86VL3x
XRT86VL3x
CHN G4 136
chn 711
CHN G4 141
CHN G4 124
CHN G4 137
CHN 423
|
chn 832
Abstract: CHN G4 112 H100 Block Diagram ST CHN 510 CHN 703 E1 PCM encoder XRT86VL34 chn 037 digital clock with alarm using 8051 ta 8268
Text: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION OCTOBER 2007 REV. 1.2.3 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,
|
Original
|
PDF
|
XRT86VL3x
XRT86VL3x
chn 832
CHN G4 112
H100 Block Diagram
ST CHN 510
CHN 703
E1 PCM encoder
XRT86VL34
chn 037
digital clock with alarm using 8051
ta 8268
|
|
|
FRAME2
Abstract: No abstract text available
Text: MCP3919 3V Three-Channel Analog Front End Features: Description: • Three Synchronous Sampling 24-bit Resolution Delta-Sigma A/D Converters • 93.5 dB SINAD, -107 dBc Total Harmonic Distortion THD (up to 35th Harmonic), 112 dBFS SFDR for Each Channel • Enables 0.1% Typical Active Power Measurement
|
Original
|
PDF
|
MCP3919
24-bit
16-bit
FRAME2
|
transistor TO-92 crc 13002
Abstract: transistor CHN 137
Text: CYIL2SM1300AA LUPA-1300-2 High speed CMOS Image Sensor Features n 1280 x 1024 active pixels SXGA resolution . n 14 µm2 square pixels [based on the high-fill factor active pixel sensor technology of FillFactory (US patent No. 6,225,670 and others)] n On-chip 10-bit ADCs
|
Original
|
PDF
|
CYIL2SM1300AA
LUPA-1300-2
10-bit
168-pin
transistor TO-92 crc 13002
transistor CHN 137
|
CHN 507
Abstract: LUPA-1300-2 AN54468 CYIL2SM1300-EVAL FPN 82 LUPA1300 LUPA-1300 7B 1284 AN54214 CRC10
Text: CYIL2SM1300AA LUPA 1300-2: High Speed CMOS Image Sensor Features • 1280 x 1024 Active Pixels ■ 14 µm X 14 µm Square Pixels FPN correction enables the sensor to output ready to use image data for most applications. To enable simple and reliable system
|
Original
|
PDF
|
CYIL2SM1300AA
CHN 507
LUPA-1300-2
AN54468
CYIL2SM1300-EVAL
FPN 82
LUPA1300
LUPA-1300
7B 1284
AN54214
CRC10
|
CHN 507
Abstract: CHN 234 diode LUPA1300-2 crc 13002 LUPA-1300-2 MEET CHN 507 chn 248 chn 630 datachannel12 AN54214
Text: CYIL2SM1300AA LUPA 1300-2: High Speed CMOS Image Sensor Features • 1280 x 1024 Active Pixels ■ 14 µm X 14 µm Square Pixels The peak responsivity of the 14 µm x 14 µm 6T pixel is 7350 V.m2/W.s. Dynamic range is measured at 57 dB. In full frame video mode, the sensor consumes 1350 mW from the 2.5V
|
Original
|
PDF
|
CYIL2SM1300AA
CHN 507
CHN 234 diode
LUPA1300-2
crc 13002
LUPA-1300-2
MEET CHN 507
chn 248
chn 630
datachannel12
AN54214
|
ST CHN 510
Abstract: 83C97 chn 809 chn 809 ST
Text: 83C97 T e chn o log y, In co rp o rate d 10BASE-T Ethernet Transceiver With On Chip Filters and Digital Interface and Serial Port PRELIMINARY October 1994 SEEQ AutoDUPLEX Designation S ym bol indentifies product as A u to D U P L E X device. Description
|
OCR Scan
|
PDF
|
83C97
10BASE-T
83C97
10BASET)
ST CHN 510
chn 809
chn 809 ST
|
chn 809
Abstract: chn 809 ST Transistor TT 2246 transistor chn 037 MO40 TT 2246 transistor capacitor JA8 KMA Series 232 pin diagram of BC 547 SABRE 408
Text: 83C95 T e chn o log y, Inco rp o rate d 10BASE-T Ethernet Transceiver With On Chip Filters And AUI PRELIMINARY October 1994 S E E Q A u to D U P L E X D esignation Symbol indentifies product as AutoDUPLEX device. D escription The 83C95 is a highly integrated analog interface 1C for
|
OCR Scan
|
PDF
|
83C95
10BASE-T
83C95
10BASET)
10BASET
chn 809
chn 809 ST
Transistor TT 2246
transistor chn 037
MO40
TT 2246 transistor
capacitor JA8
KMA Series 232
pin diagram of BC 547
SABRE 408
|
Transistor TT 2246
Abstract: transistor chn 911 TT 2246 transistor jm31a pulse electronics era transformer transistor chn 037 chn 809 S4744
Text: SEEQ T e chn o log y, Inco rp o rate d 83C96 10BASE-T Ethernet Transceiver With On Chip Filters and Digital Interface PRELIMINARY October 1994 SEEQ AutoDUPLEX Designation Sym bol indentifies product as A u to D U P L E X device. Description The 83C96 is a highly integrated analog interface 1C for
|
OCR Scan
|
PDF
|
83C96
10BASE-T
83C96
10BASET)
10BASET
Transistor TT 2246
transistor chn 911
TT 2246 transistor
jm31a
pulse electronics era transformer
transistor chn 037
chn 809
S4744
|
dxo 1100
Abstract: KTD 3-2 A4 Y2 chn 228 L04 MARKING 3728MHZ 1300 st CHN
Text: tE e l x o n e Datasheet M-986-1R1 and -2R1 MFC Transceivers • Direct |j-Law PCM digital input • 2.048 Mb/s clocking • Operates with standard codecs for analog interfacing • Microprocessor read/write interface • Binary or 2-of-6 data formats •
|
OCR Scan
|
PDF
|
M-986-1R1
M-986,
M-986
M-986-XR1
22121-20th
dxo 1100
KTD 3-2 A4 Y2
chn 228
L04 MARKING
3728MHZ
1300 st CHN
|
CHN 744
Abstract: CHN 517 AS3244
Text: t C e l x d n e M-986-2A1 MF Transceiver Teltone M-986-2A1 dual channel MF Transceiver contains all the logic necessary to transmit and receive North Ameri can CCITT Region 1 multifrequency signals on one inte grated circuit (IC). Operating with a 20.48 MHz crystal, the M-986 is capable of
|
OCR Scan
|
PDF
|
M-986-2A1
M-986
M-986-2A1P
M-986-2A1PL
22121-20th
40-pin
44-pin
CHN 744
CHN 517
AS3244
|
sla6050
Abstract: S-MOS Systems chn 513 S-MOS SYSTEMS INC sla6430 SLA6000 CHN 820
Text: s m a r mw' r w •a s . \ i\. i ?â \ .i i _ ' m m \ t Hi ill 11 Ik . SYSTEMS CMOS GATE ARRAYS 5 ,-i>° Û 000949 SLA 6000 GENERAL DESCRIPTION FEATURES The SLA 6000 series consists of a group of 10 C M O S gate arrays w ith gate co un ts from 513 to 6206 gates.
|
OCR Scan
|
PDF
|
SLA6000
SLA6000
sla6050
S-MOS Systems
chn 513
S-MOS SYSTEMS INC
sla6430
CHN 820
|