Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PT48A Search Results

    SF Impression Pixel

    PT48A Price and Stock

    Texas Instruments MSP-TS430PT48A

    DEVELOPMENT EMBEDDED
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MSP-TS430PT48A Tray 2 1
    • 1 $118.8
    • 10 $118.8
    • 100 $118.8
    • 1000 $118.8
    • 10000 $118.8
    Buy Now
    Mouser Electronics MSP-TS430PT48A 3
    • 1 $118.8
    • 10 $118.8
    • 100 $118.8
    • 1000 $118.8
    • 10000 $118.8
    Buy Now

    Teledyne Relays E3PT48A12 24-520VAC

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics E3PT48A12 24-520VAC 3
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    Teledyne Technologies Inc E3PT48A12

    Relay SSR 11mA 240V AC-IN 12A 520V AC-OUT 6-Pin
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Master Electronics E3PT48A12 1
    • 1 $165.32
    • 10 $155.36
    • 100 $124.71
    • 1000 $124.71
    • 10000 $124.71
    Buy Now

    PT48A Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    PL05A

    Abstract: PB03B pr64a PT05A PB64B PT08A PL08A PR09A PR63A PB07B
    Text: Terbi-ECP2Mulator_090721.sch-1 - Tue Jul 21 18:29:32 2009 PT47A PT47B PT48A PT48B PT49A PT49B PT50A PT50B PT51A PT51B PT52A PT52B PT53A PT53B PT54A PT54B PT55A PT55B BANK0 BANK1 LFE2M-50E-7FN484C PR41A PR41B PR42A PR42B PR43A PR43B PR44A PR46A PR45A PR45B


    Original
    PDF PT47A PT47B PT48A PT48B PT49A PT49B PT50A PT50B PT51A PT51B PL05A PB03B pr64a PT05A PB64B PT08A PL08A PR09A PR63A PB07B

    TPE11

    Abstract: TPT20 CON6A v2 tpr4 pr48b PT13B condor E5 Condor LVCMOS15 LVCMOS25
    Text: LatticeEC Standard Evaluation Board – Revision B User’s Guide April 2007 ebug10_01.4 Lattice Semiconductor LatticeEC Standard Evaluation Board – Revision B User’s Guide Introduction The LatticeEC Standard Evaluation Board provides a convenient platform to evaluate, test and debug user


    Original
    PDF ebug10 120-pin) 32-bit PVG5H503A01 TPE11 TPT20 CON6A v2 tpr4 pr48b PT13B condor E5 Condor LVCMOS15 LVCMOS25

    CON6A

    Abstract: K4T51163QG-HCE60 pDS4102-DL2 LVCMOS33 LVCMOS15 LVCMOS25 PB50B TPE11 PL43A FPGA48
    Text: LatticeEC Standard Evaluation Board – Revision A User’s Guide April 2007 EB07_02.4 Lattice Semiconductor LatticeEC Standard Evaluation Board – Revision A User’s Guide Introduction The LatticeEC Standard Evaluation Board provides a convenient platform to evaluate, test and debug user


    Original
    PDF 120-pin) 32-bit PVG5H503A01 CON6A K4T51163QG-HCE60 pDS4102-DL2 LVCMOS33 LVCMOS15 LVCMOS25 PB50B TPE11 PL43A FPGA48

    LC4064ZE

    Abstract: BSDL Files infineon LFXP6C-3FN256I "x-ray machine" K4H560838E LC4064 LC4256ZE LFXP10C-3F256I LFxP3C-3TN144C PCI x1 express PCB dimensions artwork
    Text: LatticeXP Family Handbook HB1001 Version 03.4, September 2010 LatticeXP Family Handbook Table of Contents September 2010 Section I. LatticeXP Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1001 TN1050 TN1049 TN1082 TN1074 LC4064ZE BSDL Files infineon LFXP6C-3FN256I "x-ray machine" K4H560838E LC4064 LC4256ZE LFXP10C-3F256I LFxP3C-3TN144C PCI x1 express PCB dimensions artwork

    syscon

    Abstract: LFEC1E-3T100C ips works 6CW3
    Text: LatticeECP/EC Family Data Sheet Version 01.3 LatticeECP/EC Family Data Sheet Introduction November 2004 Preliminary Data Sheet Features − − − − − − • Extensive Density and Package Options • 1.5K to 41K LUT4s • 65 to 576 I/Os • Density migration supported


    Original
    PDF 36x36 18x18 DDR400 200MHz) TN1052) TN1057) TN1053) syscon LFEC1E-3T100C ips works 6CW3

    Untitled

    Abstract: No abstract text available
    Text: LatticeXP Family Data Sheet Version 04.4, April 2006 LatticeXP Family Data Sheet Introduction December 2005 Data Sheet • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2 − LVTTL


    Original
    PDF HSTL15 TN1050) TN1052) TN1082)

    Untitled

    Abstract: No abstract text available
    Text: LatticeXP Family Data Sheet Version 03.0, September 2005 LatticeXP Family Data Sheet Introduction July 2005 Advance Data Sheet • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2


    Original
    PDF HSTL15 TN1050) TN1052) TN1082)

    Untitled

    Abstract: No abstract text available
    Text: LatticeECP/EC Family Handbook HB1000 Version 03.7, September 2012 LatticeECP/EC Family Handbook Table of Contents September 2012 Section I. LatticeECP/EC Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1000 TN1008 TN1010 TN1018 TN1071 TN1074 TN1078

    Lattice Semiconductor Package Diagrams 256-Ball fpBGA

    Abstract: 16-bit adder
    Text: LatticeECP2/M Family Data Sheet DS1007 Version 02.1, September 2006 LatticeECP2/M Family Data Sheet Introduction September 2006 Advance Data Sheet DS1007 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic


    Original
    PDF DS1007 DS1007 200MHz) ECP2-12. Lattice Semiconductor Package Diagrams 256-Ball fpBGA 16-bit adder

    prbs pattern generator using vhdl

    Abstract: BUT16
    Text: LatticeECP2/M Family Handbook HB1003 Version 04.9, April 2011 LatticeECP2/M Family Handbook Table of Contents April 2011 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1003 TN1113 TN1149 TN1102 TN1103 TN1105 TN1107 TN1108 TN1109 TN1124 prbs pattern generator using vhdl BUT16

    LFEC6E-3T144C

    Abstract: PT15B EC656
    Text: LatticeECP/EC Family Data Sheet Version 02.2, March 2006 LatticeECP/EC Family Data Sheet Introduction May 2005 Data Sheet Features − − − − − − • Extensive Density and Package Options • 1.5K to 32.8K LUT4s • 65 to 496 I/Os • Density migration supported


    Original
    PDF 36x36 18x18 DDR400 200MHz) SSTL18 HSTL15 TN1052) TN1057) TN1053) LFEC6E-3T144C PT15B EC656

    lfe2

    Abstract: PL25B
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 02.6, April 2007 LatticeECP2/M Family Data Sheet Introduction April 2007 Advance Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic


    Original
    PDF DS1006 DS1006 200MHz) 266MHz) 256fpBGA 484-fpBGA ECP2M35E. 266MHz. 1152-fpBGA ECP2M70 lfe2 PL25B

    Catalog Toshiba

    Abstract: st smd diode marking code G11 laser diode head toshiba semiconductor general catalog
    Text: LatticeECP/EC Family Handbook HB1000 Version 03.3, March 2010 LatticeECP/EC Family Handbook Table of Contents March 2010 Section I. LatticeECP/EC Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1000 TN1052 TN1074 Catalog Toshiba st smd diode marking code G11 laser diode head toshiba semiconductor general catalog

    LFXP15E

    Abstract: handbook motorola IPC J-STD-012
    Text: LatticeXP Family Handbook Version 01.6, September 2005 LatticeXP Family Handbook Table of Contents September 2005 Section I. LatticeXP Family Data Sheet Introduction Features . 1-1


    Original
    PDF 1-800-LATTICE LFXP15E handbook motorola IPC J-STD-012

    Untitled

    Abstract: No abstract text available
    Text: LatticeECP2/M Family Handbook HB1003 Version 02.2, February 2007 LatticeECP2/M Family Handbook Table of Contents February 2007 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1003 TN1106 TN1103 TN1149.

    lfe2m35e7fn484c

    Abstract: No abstract text available
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 02.7, July 2007 LatticeECP2/M Family Data Sheet Introduction July 2007 Advance Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support


    Original
    PDF DS1006 DS1006 200MHz) 266MHz) 1152-fpBGA ECP2M70 ECP2M100. LatticeECP2M20 lfe2m35e7fn484c

    PR66A

    Abstract: PR63A PR28B PR43A pr64a PR67A pb37a PL34A PT100B pr19a
    Text: LatticeECP2/M Pin Assignment Recommendations August 2009 Technical Note TN1159 Introduction The LatticeECP2 and LatticeECP2M™ device families are designed for high-speed FPGA system applications. As with any high-speed system design, care must be given to certain critical pins that are designed to supply the


    Original
    PDF TN1159 pb82a pt48a pt52a pt30a pt48b pr12b pt99b pr14b pr14a PR66A PR63A PR28B PR43A pr64a PR67A pb37a PL34A PT100B pr19a

    transistor a015 SMD

    Abstract: IDT DATECODE MARKINGS A016 SMD smd diode marking A03 st smd diode marking code aa8 a012 SMD a013 SMD tqfp-208 fujitsu ten a015 SMD LFEC6E-5T144C
    Text: LatticeECP/EC Family Handbook HB1000 Version 03.1, February 2008 LatticeECP/EC Family Handbook Table of Contents February 2008 Section I. LatticeECP/EC Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1000 TN1049 TN1052 transistor a015 SMD IDT DATECODE MARKINGS A016 SMD smd diode marking A03 st smd diode marking code aa8 a012 SMD a013 SMD tqfp-208 fujitsu ten a015 SMD LFEC6E-5T144C

    PT15B

    Abstract: R8K10 DDR400 LFEC10 LFEC15 LFEC33 LFECP10 LFECP15 LFECP20 LFECP33
    Text: LatticeECP/EC Family Data Sheet Version 02.2, March 2006 LatticeECP/EC Family Data Sheet Introduction May 2005 Data Sheet Features − − − − − − • Extensive Density and Package Options • 1.5K to 32.8K LUT4s • 65 to 496 I/Os • Density migration supported


    Original
    PDF 36x36 18x18 DDR400 200MHz) TN1052) TN1057) TN1053) PT15B R8K10 DDR400 LFEC10 LFEC15 LFEC33 LFECP10 LFECP15 LFECP20 LFECP33

    Untitled

    Abstract: No abstract text available
    Text: LatticeECP/EC Family Handbook HB1000 Version 03.8, November 2012 LatticeECP/EC Family Handbook Table of Contents November 2012 Section I. LatticeECP/EC Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1000 TN1018 TN1071 TN1074 TN1078

    Untitled

    Abstract: No abstract text available
    Text: LatticeXP Family Data Sheet DS1001 Version 04.7, August 2006 LatticeXP Family Data Sheet Introduction December 2005 Data Sheet DS1001 • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2


    Original
    PDF DS1001 DS1001 HSTL15 LVDS25E

    LFEC6E-5T144C

    Abstract: PB18A BDQS14 flip flop T Toggle pl25a 5qn208c PB20A LFEC6E-4FN256C PB11B PL18B
    Text: LatticeECP/EC Family Data Sheet DS1000 Version 02.7, February 2008 LatticeECP/EC Family Data Sheet Introduction May 2005 Data Sheet Features − − − − − − • Extensive Density and Package Options • 1.5K to 32.8K LUT4s • 65 to 496 I/Os • Density migration supported


    Original
    PDF DS1000 36x36 18x18 DDR400 LFEC6E-5T144C PB18A BDQS14 flip flop T Toggle pl25a 5qn208c PB20A LFEC6E-4FN256C PB11B PL18B

    LFEC1E-3Tn100C

    Abstract: DDR400 LFEC10 LFEC15 LFEC33 LFECP10 LFECP15 LFECP20 LFECP33 LFEC1E-3TN144I
    Text: LatticeECP/EC Family Data Sheet Version 01.4, December 2004 LatticeECP/EC Family Data Sheet Introduction November 2004 Preliminary Data Sheet Features − − − − − − • Extensive Density and Package Options • 1.5K to 41K LUT4s • 65 to 576 I/Os


    Original
    PDF 36x36 18x18 TN1052) TN1057) TN1053) LFEC1E-3Tn100C DDR400 LFEC10 LFEC15 LFEC33 LFECP10 LFECP15 LFECP20 LFECP33 LFEC1E-3TN144I

    SCHEMATIC circuit high frequency POWER SUPPLY ind

    Abstract: No abstract text available
    Text: LatticeXP Family Handbook HB1001 Version 02.7, December 2006 LatticeXP Family Handbook Table of Contents December 2006 Section I. LatticeXP Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1001 TN1051 TN1052 TN1056 SCHEMATIC circuit high frequency POWER SUPPLY ind