Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CY7C1268V18 Search Results

    SF Impression Pixel

    CY7C1268V18 Price and Stock

    Infineon Technologies AG CY7C1268V18-400BZXC

    IC SRAM 36MBIT PARALLEL 165FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY7C1268V18-400BZXC Tray 105
    • 1 -
    • 10 -
    • 100 -
    • 1000 $54.60962
    • 10000 $54.60962
    Buy Now

    Rochester Electronics LLC CY7C1268V18-400BZXC

    IC SRAM 36MBIT PARALLEL 165FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY7C1268V18-400BZXC Tray 11
    • 1 -
    • 10 -
    • 100 $28.89
    • 1000 $28.89
    • 10000 $28.89
    Buy Now

    Cypress Semiconductor CY7C1268V18-400BZXC

    CY7C1268V18-400BZXC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Verical CY7C1268V18-400BZXC 67 11
    • 1 -
    • 10 -
    • 100 $32.6375
    • 1000 $29.5125
    • 10000 $29.5125
    Buy Now
    Rochester Electronics CY7C1268V18-400BZXC 67 1
    • 1 $27.78
    • 10 $27.78
    • 100 $26.11
    • 1000 $23.61
    • 10000 $23.61
    Buy Now

    CY7C1268V18 Datasheets (4)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    CY7C1268V18 Cypress Semiconductor 36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Original PDF
    CY7C1268V18-300BZC Cypress Semiconductor 36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Original PDF
    CY7C1268V18-333BZC Cypress Semiconductor 36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Original PDF
    CY7C1268V18-400BZXC Cypress Semiconductor 36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Original PDF

    CY7C1268V18 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: CY7C1268V18 CY7C1270V18 PRELIMINARY 36-Mbit DDR-II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • • • • 36-Mbit density (2M x 18, 1M x 36) 300 MHz to 400 MHz clock for high bandwidth 2-Word burst for reducing address bus frequency


    Original
    CY7C1268V18 CY7C1270V18 36-Mbit 165-bas PDF

    Untitled

    Abstract: No abstract text available
    Text: CY7C1266V18 CY7C1277V18 CY7C1268V18 CY7C1270V18 36-Mbit DDR-II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • • • • 36-Mbit density (4M x 8, 4M x 9, 2M x 18, 1M x 36) 300 MHz to 400 MHz clock for high bandwidth


    Original
    CY7C1266V18 CY7C1277V18 CY7C1268V18 CY7C1270V18 36-Mbit PDF

    Untitled

    Abstract: No abstract text available
    Text: THIS SPEC IS OBSOLETE Spec No: 001-06347 Spec Title: CY7C1266V18/CY7C1277V18/CY7C1268V18/ CY7C1270V18, 36-Mbit DDR-II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency Sunset Owner: Jayasree Nayar (NJY) Replaced by: None CY7C1266V18, CY7C1277V18 CY7C1268V18, CY7C1270V18


    Original
    CY7C1266V18/CY7C1277V18/CY7C1268V18/ CY7C1270V18, 36-Mbit CY7C1266V18, CY7C1277V18 CY7C1268V18, CY7C1270V18 PDF

    tms 980

    Abstract: No abstract text available
    Text: CY7C1277V18 CY7C1268V18 CY7C1270V18 PRELIMINARY 36-Mbit DDR-II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • 36-Mbit density (4M x 9, 2M x 18, 1M x 36) • 300 MHz to 400 MHz clock for high bandwidth • 2-Word burst for reducing address bus frequency


    Original
    CY7C1277V18 CY7C1268V18 CY7C1270V18 36-Mbit CY7C1277V18/CY7C1268V18/CY7C1270V18 tms 980 PDF

    CY7C1266V18

    Abstract: CY7C1268V18 CY7C1270V18 CY7C1277V18
    Text: CY7C1266V18 CY7C1277V18 CY7C1268V18 CY7C1270V18 36-Mbit DDR-II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • • • • 36-Mbit density (4M x 8, 4M x 9, 2M x 18, 1M x 36) 300 MHz to 400 MHz clock for high bandwidth


    Original
    CY7C1266V18 CY7C1277V18 CY7C1268V18 CY7C1270V18 36-Mbit CY7C1266V18, CY7C1277V18, CY7C1268V18, CY7C1270V18 CY7C1266V18 CY7C1268V18 CY7C1277V18 PDF

    CY7C1266V18

    Abstract: CY7C1268V18 CY7C1270V18 CY7C1277V18
    Text: CY7C1266V18, CY7C1277V18 CY7C1268V18, CY7C1270V18 36-Mbit DDR-II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • 36-Mbit density (4M x 8, 4M x 9, 2M x 18, 1M x 36) ■ 300 MHz to 400 MHz clock for high bandwidth


    Original
    CY7C1266V18, CY7C1277V18 CY7C1268V18, CY7C1270V18 36-Mbit CY7C1277V18, CY7C1270V18 CY7C1266V18 CY7C1268V18 CY7C1277V18 PDF