78P7200
Abstract: CR01 CR02 CR04 CR05 CR022
Text: Bt8330 DS3/E3 Framer with 52 Mbps HDLC Controller The Bt8330 is an integral DS3/E3 framer and transceiver designed to support the transmission formats defined by ANSI T1.107-1988, T1.107a-1989, T1.404, and ITU-T G.751 standards. All maintenance features required by Bellcore
|
Original
|
PDF
|
Bt8330
Bt8330
107a-1989,
TR-TSY-000009
78P7200
CR01
CR02
CR04
CR05
CR022
|
hdlc
Abstract: rockwell E3 BT8330EPJC
Text: 100220B October 31, 2000 Bt8330 product bulletin Product Affected: Bt8330EPJC - DS3/E3 Framer Revision C ordering number 28330-11 Name Change Notice This notice is to inform you of the name change applicable to the Bt8330 (DS3/E3 Framer with 52 Mb/s HDLC Controller) device.
|
Original
|
PDF
|
100220B
Bt8330
Bt8330EPJC
CN8330EPJC;
hdlc
rockwell E3
|
tms 3874
Abstract: RS8228EBG RS8398 Rockwell framer" Trec Part Numbering System GR
Text: R O C K W E L L Network access S E M I C O N D U C T O R S Y S T E M S RS8228 Octal ATM Transmission Convergence PHY Device datasheett PROVIDING HIGH SPEED MULTIMEDIA CONNECTIONS September 1998 Advance Information This document contains information on a product under development. The parametric information contains target
|
Original
|
PDF
|
RS8228
RS8228
N8228DSA
tms 3874
RS8228EBG
RS8398
Rockwell framer"
Trec Part Numbering System GR
|
CSR 57
Abstract: No abstract text available
Text: TOSHIBA 155 Mbps High Performance ATM SAR 1 9 9 8 T C 3 5 8 5 4 F R E V I S I O N : 1 . 0 D A T A TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC. B O O K TC35854F Rev.1.0 FLOWmasterTM is a trademark of Digital Equipment Corporation. The contents of this technical data are subject to change without
|
Original
|
PDF
|
TC35854F
TC35854F.
125oC/20hours
CSR 57
|
bip 109
Abstract: 78P7200 CN8223 CN8223EPF
Text: CN8223 ATM Transmitter/Receiver with UTOPIA Interface The CN8223 ATM Transmitter/Receiver with UTOPIA Level 1 interface provides a single-access ATM service termination for User-to-Network UNI and Network-to-Network Interfacing (NNI) in conformance with ATM Forum UNI and NNI
|
Original
|
PDF
|
CN8223
CN8223
TR-TSV-000772,
TR-TSV-000773,
TR-NWT-000253,
T1S1/92-185;
bip 109
78P7200
CN8223EPF
|
BT8222KPF
Abstract: atm header error checking 78P7200 CN8223 CN8223EPF e3 frame formatter
Text: CN8223 ATM Transmitter/Receiver with UTOPIA Interface The CN8223 ATM Transmitter/Receiver with UTOPIA Level 1 interface provides a single-access ATM service termination for User-to-Network UNI and Network-to-Network Interfacing (NNI) in conformance with ATM Forum UNI and NNI
|
Original
|
PDF
|
CN8223
CN8223
TR-TSV-000772,
TR-TSV-000773,
TR-NWT-000253,
T1S1/92-185;
BT8222KPF
atm header error checking
78P7200
CN8223EPF
e3 frame formatter
|
16V8H-7
Abstract: i3 i5 i7 processor Q11 DPDT ck06 16v8h xmtd ALCO Switch D25D TP10 B1021
Text: Brooktree Bt8222EVM Schematic J17 BDAT15 A DGND BDAT14 BDAT13 B ABUF6 ABUF5 ABUF4 ABUF3 ABUF2 NBE1 DGND R80 10K ABUF7 BWNR DNADS NCS_8220 10K FCTRL_IN7 FCTRL_IN6 FCTRL_IN5 FCTRL_IN4 FCTRL_IN3 FCTRL_IN2 FCTRL_IN1 FCTRL_IN0 FDATIN8 +5V DGND FDATIN7 FDATIN6 FDATIN5
|
Original
|
PDF
|
Bt8222EVM
BDAT15
BDAT14
BDAT13
Bt8222
D-P25
222B13
16V8H-7
i3 i5 i7 processor
Q11 DPDT
ck06
16v8h
xmtd
ALCO Switch
D25D
TP10
B1021
|
nortel CS 1500
Abstract: 1F42 QMV1025BS5 nortel cs 2000 93-001R2 1D08 QMV1025CS5 SLC96 NORTEL CPC 7415 4 -bit
Text: Lunar Data Book Publication Number: 84001.08/03-00 Issue 2 This data book applies to Lunar devices identified with the following product codes: PEC Code QMV1025BS5 CPC Code AO791373 PEC Code QMV1025CS5 (CPC Code AO799545) PROPRIETARY INFORMATION The information contained in this document is the property of Nortel Networks.
|
Original
|
PDF
|
QMV1025BS5
AO791373)
QMV1025CS5
AO799545)
nortel CS 1500
1F42
QMV1025BS5
nortel cs 2000
93-001R2
1D08
QMV1025CS5
SLC96
NORTEL CPC
7415 4 -bit
|
00a3r
Abstract: NORTEL CPC 1F42 motorola bipolar transistor databook st linear databook cmos logic databook ds2-s motorola cmos databook ttl databook PM4344
Text: Lunar Databook Publication Number: 84001.08/03-99 This data book applies to Lunar devices identified with the QMV1025AS5 Product Engineering Code CPC Code AO732780 PROPRIETARY INFORMATION The information contained in this document is the property of Northern Telecom. Except as
|
Original
|
PDF
|
QMV1025AS5
AO732780)
00a3r
NORTEL CPC
1F42
motorola bipolar transistor databook
st linear databook
cmos logic databook
ds2-s
motorola cmos databook
ttl databook
PM4344
|
28228-11
Abstract: No abstract text available
Text: RS8228/M28228 Octal ATM Transmission Convergence PHY Device The RS8228 Octal ATM Transmission Convergence PHY device dramatically improves performance for switch and access system low-speed ports by integrating all the ATM physical layer processing functions found in the ATM Forum Cell Based Transmission
|
Original
|
PDF
|
RS8228/M28228
RS8228
af-phy-0043
M28228-21
PD01-D228-163
5A991
28228G-12
M28228-21
M28228G-21
RS8228EBG
28228-11
|
syn 7580
Abstract: 80960CA intel 8212 data sheet BSDE diode marking code 4n TPS 1028 1840H bicon TTL catalog Bt8215EPF
Text: Bt8215 Bidirectional Cell Buffer The Bt8215 Bidirectional Cell Buffer simplifies full-duplex communication between a 32-bit wide system bus and a 8-bit duplex peripheral bus. The buffer depth in each direction is 2048 bytes and can easily be expanded with off-theshelf FIFO parts. Special modes for buffering ATM cells are included.
|
Original
|
PDF
|
Bt8215
Bt8215
32-bit
53-octet
Bt8215;
syn 7580
80960CA
intel 8212 data sheet
BSDE
diode marking code 4n
TPS 1028
1840H
bicon
TTL catalog
Bt8215EPF
|
hecs 450
Abstract: IMA 28225 RY 192 GSM modem M10 CX28224EBG CX28225 CX28225EBG CX28229 CX28229EBG IMA-32
Text: CX28224/5/9 CX2822x Inverse Multiplexing for ATM IMA Family y The CX2822x family of devices provides system designers with a complete integrated IMA solution for up to 32 ports. All devices include a Transmission Convergence block to perform cell delineation, on-board RAM to meet ATM forum requirements for
|
Original
|
PDF
|
CX28224/5/9
CX2822x
CX28224
500027B
hecs 450
IMA 28225
RY 192
GSM modem M10
CX28224EBG
CX28225
CX28225EBG
CX28229
CX28229EBG
IMA-32
|
HDB3 AMI ENCODER DECODER
Abstract: CN8332EXF CN8333EXF GP00-D537
Text: Advance Information This document contains information on a product under development. The parametric information contains target parameters that are subject to change. CN8332/CN8333 Dual/Triple E3/DS3/STS-1 Line Interface Unit The CN8333 is a three-channel, E3/DS3/STS-1 fully integrated Line Interface Unit LIU
|
Original
|
PDF
|
CN8332/CN8333
CN8333
CN8332
HDB3 AMI ENCODER DECODER
CN8332EXF
CN8333EXF
GP00-D537
|
LA 4451
Abstract: 68HC11 CR02 CR04 CRC32 CR022
Text: Product Description This specification describes the Bt8330 frame synchronization, recovery, and sig nal generation circuit. Applications for digital terminals include digital cross-con nect systems, customer premise multiplexers, channel extenders, network
|
OCR Scan
|
PDF
|
Bt8330
107a-1989,
Bt8330
CRC32
32-Bit
16-bit
LA 4451
68HC11
CR02
CR04
CRC32
CR022
|
|
|
RD7AL
Abstract: No abstract text available
Text: Product Description This specification describes the Bt8330 frame synchronization, recovery, and sig nal generation circuit. Applications for digital terminals include digital cross-connect systems, customer premise multiplexers, channel extenders, network
|
OCR Scan
|
PDF
|
Bt8330
107a-1989,
RD7AL
|
Untitled
Abstract: No abstract text available
Text: llOii Product Description - This specification describes the Bt8330 frame synchronization, recovery, and sig nal generation circuit. Applications for digital terminals include digital cross-con nect systems, customer premise multiplexers, channel extenders, network
|
OCR Scan
|
PDF
|
Bt8330
107a-1989,
Bt8330
CRC32
32-Bit
16-bit
|
shadow alarm
Abstract: No abstract text available
Text: Bt8330 DS3/E3 Framer with 52 Mbps HDLC Controller The Bt8330 is an integral DS3/E3 framer and transceiver designed to support the transmission formats defined by ANSI T1.107-1988, T1.107a-1989, T1.404, and ITU-T G.751 standards. All maintenance features required by Bellcore
|
OCR Scan
|
PDF
|
Bt8330
Bt8330
107a-1989,
TR-TSY-000009
CRC32
CRC32
32-Bit
shadow alarm
|
GG1Q
Abstract: No abstract text available
Text: 1.0 Product Description 1.1 Introduction Figure 1-1 is a detailed block diagram o f the Bt8222. For transmission from the host system, octet-wide data is input from the UTOPIA or FIFO ports. The host data is assembled into ATM cells and then formatted for serial line transmission
|
OCR Scan
|
PDF
|
Bt8222.
GG1Q
|
rsm 2814
Abstract: No abstract text available
Text: 1.0 Product Description - The Bt8209 and Bt8210 Switched Multimegabit Data Service SMDS Control and Reassembly Formatters (SCARF) provide a single-access SMDS service ter mination for connectionless data, “datagram,” transfer according to Bellcore TRTSV-000772 and TR-TSV-000773. Customer Premise Equipment (CPE) and
|
OCR Scan
|
PDF
|
Bt8209
Bt8210
TRTSV-000772
TR-TSV-000773.
TR-TSV-000774
TR-TSV-000775
0x2000-0x3FFF)
L8210
rsm 2814
|
Untitled
Abstract: No abstract text available
Text: 4.0 Mechanical/Electrical Specifications Table 4-1 and Figure 4-1 illustrate the timing requirements for the microprocessor interface. The parameter tcyc is the period of the receive DS3/E3 clock DS3CKI . This clock signal is used in the read circuit of the microprocessor to ensure that
|
OCR Scan
|
PDF
|
Bt8330
80-Pin
N8330DSC
|
SH 6770
Abstract: No abstract text available
Text: 1.0 Product Description 1.1 Overview The B t8 2 l5 is a bidirectional buffer with a 36-bit bidirectional port and 9-bit uni directional ports that can be configured to transfer iixed-length cells. Bach direc tion can store up to 512 36-bit words. This part, therefore, replaces eight
|
OCR Scan
|
PDF
|
36-bit
32-bit-wide
100-pin
Bt8215
L821501
SH 6770
|
Untitled
Abstract: No abstract text available
Text: 1.0 Product Description The R S8228 Octal ATM Transm ission Convergence TC PH Y device dram ati cally increases the level o f integration for switches and access systems. The R S8228 integrates all o f the ATM Layer processing functions found in the ATM
|
OCR Scan
|
PDF
|
S8228
af-phy0043
RS8228
N8228DSA
|
L8222
Abstract: OQ 051
Text: 1.0 Product Description 1.1 Introduction Figure 1-1 is a detailed block diagram of the Bt8222. For transmission from the host system, octet-wide data is input from the UTOPIA or FIFO ports. The host data is assembled into ATM cells and then formatted for serial line transmission
|
OCR Scan
|
PDF
|
Bt8222.
L822201
L8222
OQ 051
|
Untitled
Abstract: No abstract text available
Text: Registers NOTE: For a sum m ary o f all registers, refer to the R egister Sum m ary section at the end o f this chapter. Control Registers 0x00— Mode Control Register CROO 7 6 5 4 3 2 1 LineLp SourceLp TxA lm l TxAlmO ExtOvh ExtCBit E3Frm CBItP/DL LineLp
|
OCR Scan
|
PDF
|
0x00--
0x30-0x37
0x40-0x47
|
