Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    7473 DUAL JK Search Results

    7473 DUAL JK Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    7473N Rochester Electronics LLC Replacement for Texas Instruments part number SN7473N. Buy from authorized manufacturer Rochester Electronics. Visit Rochester Electronics LLC Buy
    FO-DUALSTLC00-001 Amphenol Cables on Demand Amphenol FO-DUALSTLC00-001 ST-LC Duplex Multimode 62.5/125 Fiber Optic Patch Cable (OFNR Riser) - 2 x ST Male to 2 x LC Male 1m Datasheet
    FO-DUALSTLC00-004 Amphenol Cables on Demand Amphenol FO-DUALSTLC00-004 ST-LC Duplex Multimode 62.5/125 Fiber Optic Patch Cable (OFNR Riser) - 2 x ST Male to 2 x LC Male 4m Datasheet
    FO-LSDUALSCSM-003 Amphenol Cables on Demand Amphenol FO-LSDUALSCSM-003 SC-SC Duplex Single-Mode 9/125 Fiber Optic Patch Cable (OFN-LS Low Smoke) - 2 x SC Male to 2 x SC Male 3m Datasheet
    FO-DUALLCX2MM-001 Amphenol Cables on Demand Amphenol FO-DUALLCX2MM-001 LC-LC Duplex Multimode 62.5/125 Fiber Optic Patch Cable (OFNR Riser) - 2 x LC Male to 2 x LC Male 1m Datasheet

    7473 DUAL JK Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    74573

    Abstract: 74574 7486 XOR GATE 7486 full adder latch 74574 7408, 7404, 7486, 7432 7490 Decade Counter 74373 cmos dual s-r latch 2 bit magnitude comparator using 2 xor gates design a BCD counter using j-k flipflop
    Text: Semiconductor Logic Device Cross-Reference Here is a comprehensive cross-reference of TTL and CMOS chips that are readily available over the counter from such places as Maplin Electronics in the UK . Tables of both TTL and CMOS devices are provided along with tables grouping chips with the same functionality together.


    Original     		PDF

    IC 7408

    Abstract: IC 7812 REGULATOR IC 7812 IC TTL 7400 NEC d446c d446c data sheet IC 7408 ic 74151 IC 74153 REGULATOR IC 7912
    Text: 1 of 8 Home Up Hewlett-Packard Part Number to Industry Standard HP Part Number DESCRIPTION Equivalent Part Number 1810-0076 SIP Resistor Network, 1K8 x 8 no industry number 1810-0307 RESISTOR ARRAY 316-101 100 ohms AB 1816-1104 1K ROM HP1350 Char. Gen. no industry number


    Original     		PDF HP1350 82S126 1818-0373B MK34127N D446C-2 NEC/AMNE592 IC 7408 IC 7812 REGULATOR IC 7812 IC TTL 7400 NEC d446c d446c data sheet IC 7408 ic 74151 IC 74153 REGULATOR IC 7912

    circuit diagram for IC 7473

    Abstract: ic 7473 jk flipflop pin diagram for IC 7473 IC 7473
    Text: 7473, LS73 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '73 is a dual flip-flop with individual J, K, Clock and direct Reset inputs. The 7473 is positive pulse-triggered. JK infor­ mation is loaded into the master while


    OCR Scan     		PDF 74LS73 1N916, 1N3064, 500ns circuit diagram for IC 7473 ic 7473 jk flipflop pin diagram for IC 7473 IC 7473

    IC 7473

    Abstract: pin diagram for IC 7473 circuit diagram for IC 7473 pin DIAGRAM OF IC 7473 IC 74LS73 7473 pin diagram ic 7473 pin diagram Flip-Flop 7473 7473 equivalent pin configuration of IC 7473
    Text: 7473, LS73 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '73 is a dual flip-flop with individual J, K, Clock and direct Reset inputs. The 7473 is positive pulse-triggered. JK infor­ mation is loaded into the master while


    OCR Scan     		PDF 74LS73 1N916, 1N3064, 500ns 500ns IC 7473 pin diagram for IC 7473 circuit diagram for IC 7473 pin DIAGRAM OF IC 7473 IC 74LS73 7473 pin diagram ic 7473 pin diagram Flip-Flop 7473 7473 equivalent pin configuration of IC 7473

    pin diagram of 7473

    Abstract: ttl 7473 N74LS73 7473 pin diagram 74LS73 ok2t p 7473 n 74LS73 TTL 7473 Flip-Flops 7473
    Text: 7473, LS73 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '73 is a dual flip-flop with individual J, K, C lock and direct Reset inputs. The 7473 is positive pulse-triggered. JK infor­ mation is loaded into the m aster while


    OCR Scan     		PDF 74LS73 1N916, 1N3064, 500ns 500ns pin diagram of 7473 ttl 7473 N74LS73 7473 pin diagram ok2t p 7473 n 74LS73 TTL 7473 Flip-Flops 7473

    Untitled

    Abstract: No abstract text available
    Text: 7473, LS73 Signetìcs Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '73 is a dual flip-flop with individual J, K, Clock and direct Reset inputs. The 7473 is positive pulse-triggered. JK infor­ mation is loaded into the m aster while


    OCR Scan     		PDF 74LS73 1N916, 1N3064, 500ns

    ttl 7473

    Abstract: TTL 74107 7473 7473 ttl 9N73 7473 dual JK Flip-Flop 7473 5473 9N107 74107
    Text: FAIRCHILD TTL/SSI • 9N73/5473, 7473 . 9N107/54107, 74107 DUAL JK MASTER/SLAVE FLIP-FLOP WITH SEPARATE CLEARS AND CLOCKS DESCRIPTION — The TTL/SSI 9N73/5473, 7473 and 9N107/54107, 74107 are Dual JK Master/Slave flip-flops with a separate clear and a separate clock for each flip-flop. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the state of the


    OCR Scan     		PDF 9N73/5473, 9N107/54107, 9N107/54107 9N73/7473; 9N107/74107 400ft ttl 7473 TTL 74107 7473 7473 ttl 9N73 7473 dual JK Flip-Flop 7473 5473 9N107 74107

    74ls73

    Abstract: 74LS73 dual JK 7473 dual JK 74 HCL 4 74ls731 HC 165 7473 HCT 7473
    Text: - 68 - Dual JK -FFs with Clear 7473 1J 10 IQ GND 2K 2Q 2d 1 5 74LS73 0 7 X 9 X U - 7&1 (7473) 70/7 r - 7 o * tf-r j - r ' J - T ' i > 70 7 7 t - 9 •/ V h 'J a (74LS73) _IJ- — r n — t su i t h o ld 07']7 (N , L S f t i i )


    OCR Scan     		PDF 74LS73) 74ls73 74LS73 dual JK 7473 dual JK 74 HCL 4 74ls731 HC 165 7473 HCT 7473

    7473 pin diagram

    Abstract: TTL 7473 pin diagram of 7473 74LS73 dual JK 7473 ttl 7473 7473 JK flip flop 74LS73 Flip-Flop 7473 TTL 74ls73
    Text: 7473, LS73 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION T h e '73 is a dual flip-flop with individual J, K, Clock and direct R eset inputs. T h e 7 47 3 is positive pulse-triggered. JK infor­ mation is loaded into the m aster while


    OCR Scan     		PDF 74LS73 1N916, 1N3064, 500ns 7473 pin diagram TTL 7473 pin diagram of 7473 74LS73 dual JK 7473 ttl 7473 7473 JK flip flop Flip-Flop 7473 TTL 74ls73

    7473 pin diagram

    Abstract: pin diagram of 7473 74LS73 pin diagram of ttl 7473 7473 dual JK TTL 74ls73 7473
    Text: 7473, LS73 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION T h e '7 3 is a dual flip-flop with individual J, K, Clock and direct R eset inputs. The 7 4 7 3 is positive pulse-triggered. JK infor­ mation is loaded into the m aster while


    OCR Scan     		PDF 1N916, 1N3064, 500ns 500ns 7473 pin diagram pin diagram of 7473 74LS73 pin diagram of ttl 7473 7473 dual JK TTL 74ls73 7473

    pin diagram of 7473

    Abstract: pin diagram of ttl 7473 7473 JK flip flop 7473 pin diagram 7473 7473 ttl 74LS73 dual JK ttl 7473 74LS73 fan out 74ls73
    Text: 7473, LS73 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '7 3 is a dual flip-flop with individual J, K, Clock and direct R eset inputs. Th e 7 4 7 3 is positive pulse-triggered. JK infor­ m ation is loaded into the m aster while


    OCR Scan     		PDF 74LS73 1N916, 1N3064, 500ns pin diagram of 7473 pin diagram of ttl 7473 7473 JK flip flop 7473 pin diagram 7473 7473 ttl 74LS73 dual JK ttl 7473 fan out 74ls73

    pin diagram for IC 7473

    Abstract: 7473PC ic 7473 pin diagram of 7473 pin DIAGRAM OF IC 7473 7473 pin diagram Flip-Flop 7473PC 74LS73 dual JK IC 74LS73 74LS73DC
    Text: 73 CONNECTION DIAGRAM PIN O U T A 54/7473 ^ , 54H /74H 73 o/IOti/ 1/54LS/74LS73 &/ / i ’ /3 DUAL JK FLIP-FLOP With Separate Clears and Clocks DESCRIPTION — The ’73 and ’H73 dual J K master/slave flip-flops have a separate clock for each flip-flop. Inputs to the master section are controlled


    OCR Scan     		PDF /54H/74H73 1/54LS/74LS73 54/74H 54/74LS CLS73) pin diagram for IC 7473 7473PC ic 7473 pin diagram of 7473 pin DIAGRAM OF IC 7473 7473 pin diagram Flip-Flop 7473PC 74LS73 dual JK IC 74LS73 74LS73DC

    7473 JK flip flop

    Abstract: IC 74LS73 74LS73D 7473PC 74LS73 dual JK JK flip flop IC Flip-Flop 7473PC pin DIAGRAM OF IC 7473 74LS73 JK JK flip flop IC diagram
    Text: 73 CO NNECTIO N DIAGRAM PINOUT A •A /Â 54/7473 ^ /54H /74H 73 O f1014 I/54LS/74LS73 DUAL JK FLIP-FLOP With Separate Clears and Clocks) D E S C R IP TIO N — The ’73 and ’H73 dual JK master/slave flip -flop s have a separate clock fo r each flip -flop . Inputs to the master section are controlled


    OCR Scan     		PDF f1014 I/54LS/74LS73 54/74H 54/74LS CLS73) 7473 JK flip flop IC 74LS73 74LS73D 7473PC 74LS73 dual JK JK flip flop IC Flip-Flop 7473PC pin DIAGRAM OF IC 7473 74LS73 JK JK flip flop IC diagram

    pin diagram for IC 7473

    Abstract: pin DIAGRAM OF IC 7473 74LS73D pin diagram of 7473 7473PC ic 7473 pin diagram IC 7473 fan out 74ls73 IC 74LS73 74LS73 dual JK
    Text: ' NATIONAL SENICOND {LOGIO DEE D | b S D l l S E OOfc.3712 7 | 73 r-¥ù-o7'0r CO N N ECTIO N DIAGRAM PIN O UT A 54/7473 54H/74H73 54LS/74LS73 DUAL JK FLIP-FLOP W ith S ep arate Clears and Clocks D ESC R IP TIO N — The ’73 and 'H73 dual J K master/slave flip-flops have a


    OCR Scan     		PDF 54H/74H73 54LS/74LS73 54/74H 54/74LS CLS73) pin diagram for IC 7473 pin DIAGRAM OF IC 7473 74LS73D pin diagram of 7473 7473PC ic 7473 pin diagram IC 7473 fan out 74ls73 IC 74LS73 74LS73 dual JK

    74LS112

    Abstract: 74112 74ls76 74112 FF JK 74S112 IS5038 74112+asynchronous+4bit+up+down+counter+using+jk+flip+flop
    Text: - 92 - Dual JK-FFs with Preset and Clear 74112 1 2 èhm. 74LS76 O * i f 7 - 4 7' ' — t ' 4 > 7 * - / V h ') ft m 0 « ] i^ li7 4 L S 7 6 ir e R - t su S AS AC ACT HC 30 100 80 175 125 80 21 22 MHz 20 16.5 5 6 5.0 8.0 20 20 ns 16.5 5 6.5 5.fr 8.0 20 20 ns


    OCR Scan     		PDF 74LS76 li74LS76Â 74LS112 74S112 74LS112 74112 74ls76 74112 FF JK 74S112 IS5038 74112+asynchronous+4bit+up+down+counter+using+jk+flip+flop

    74LS73

    Abstract: pin diagram of 7473 74LS73 dual JK 74H73 7473 JK flip flop 7473 pin diagram 7473 Flip-Flop 7473 N7473F N7473N
    Text: 54/7473 54H/74H73 54LS/74LS73 LOGIC SYMBOL 14 — DESCRIPTION 12 1 -0 > C P J O 13 10 - IO — ¥ IO 3 — Q The Reset R d is an a syn ch ro n o u s active LO W input. W hen LOW, it ove rrides the C lock and data inpu ts fo rc in g the Q o u tp u t LO W and the Q o u tp u t HIGH.


    OCR Scan     		PDF 54H/74H73 54LS/74LS73 74H73 74LS73 54H/74H 54S/74S 54LS/74LS 74H73must pin diagram of 7473 74LS73 dual JK 7473 JK flip flop 7473 pin diagram 7473 Flip-Flop 7473 N7473F N7473N

    7473 dual JK

    Abstract: 74109 74109 dual JK LS 7474
    Text: — Dual JK-FFs w ith Preset and Clear 74109 V çç 9 1— 2 CLR 2J 2R 2 CK ] - L I - L CL" a 1J i n 20 J 1 — 1 20 PR j a L »CK ? CLR 1 r 2 PR I I I I i n A m t i J i i r w IK 1 CK 1 PR 10 1Q GND CLR O P O S, 0 7 4 7 4 $ -i Y L \ Z L t z 9 4 7 O f 1 7 0 -/7


    OCR Scan     		PDF

    CI 7473

    Abstract: counter with 7473 7490 Decade Counter 7476 up down counter 7476 counter ci 74192 decade counter 7492 74122 Retriggerable Monostable Multivibrator ci 7476 7490 counter
    Text: BIPOLAR DIGITAL ICs continued :lip-flops T 7472/5472 T 7473/5473 T 7474/5474 T 7476/5476 T 74107/54107 T 74121/54121 T 74122/54122 T 74123/54123 Jther functions T 7441 A/5441 A T 7442/5442 T 7443/5443 T 7444/5444 T 7475/5475 T 7481/5481 T 7483/5483 T 7484/5484


    OCR Scan     		PDF 16-bit Divide-by-12 CI 7473 counter with 7473 7490 Decade Counter 7476 up down counter 7476 counter ci 74192 decade counter 7492 74122 Retriggerable Monostable Multivibrator ci 7476 7490 counter

    LS73A

    Abstract: SN5473 SN54LS73A SN74 SN7473 SN74LS73A SNS473
    Text: SN5473, SN54LS73A, SN7473, SN74LS73A DUAL J K FLIP-FLOPS WITH CLEAR DECEMBER 1983 - • Package Options Include Plastic "Small Outline" Packages, Flat Packages, and Plastic and Ceramic DIPs • Dependable Texas Instruments Quality and Reliability REVISED MARCH 1988


    OCR Scan     		PDF SN5473, SN54LS73A, SN7473. SN74LS73A LS73A SN5473 SN54LS73A SN74 SN7473 SNS473

    7472 PIN DIAGRAM

    Abstract: 74574 74LS112 74LS74 7473 dual JK 7472 ttl TTL 7472 7472 ci CI 7473 pin diagram of ttl 7476
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL MASTER/SLAVE ui 3 Q </> “ UI 0 (9 D50 9000 D51 9001 D54 54/7470 13 2 A zz J So 0 g1 o° CP = Q. 1 H H (0 2 O O Q. EDGE-TRIGGERED ¡so J. So O « J. S d 0 —6 CP J . KC Äo Qo -n — J— K Q CD Vcc = Pin 14


    OCR Scan     		PDF 19-olâ 54H/74H71 54H/74H101 54H/74H72 54H/74H102 54H/74H73 54H/74H103 54S/74S113 54LS/74LS113 54H/74H76 7472 PIN DIAGRAM 74574 74LS112 74LS74 7473 dual JK 7472 ttl TTL 7472 7472 ci CI 7473 pin diagram of ttl 7476

    7472 PIN DIAGRAM

    Abstract: 74ls112 pin diagram 74LS112 TTL 74107 74LS74 7473 pin diagram 74h106 7476 CI 7473 Jk 7476
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL MASTER/SLAVE D59a 54H/74H78 13 A 4 — J. 9— 10 So « Q — 2 J U» CP o 1— CD 0—3 ¿ So Q CP 8_ K Ä Q Co —I I_ Vcc = Pin 14 GND = Pin 7 in Ü Q UJ EDGE-TRIGGERED 9 O (9 D58 54H/74H106 D59b 54H/74H108


    OCR Scan     		PDF 54H/74H78 54H/74H106 54S/74S112, 54LS/74LS112 54H/74H108 54S/74S113, 54LS/74LS113 54H/74H73 54H/74H103 54S/74S113 7472 PIN DIAGRAM 74ls112 pin diagram 74LS112 TTL 74107 74LS74 7473 pin diagram 74h106 7476 CI 7473 Jk 7476

    logic ic 7476 pin diagram

    Abstract: logic ic 74LS76 pin diagram ic 74109 74LS107 74109 dual JK IC 74196 7476 Connection diagram 74LS109 ic 7474 pin diagram 7474 D latch
    Text: IO PO 10 ro o CO 00 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch - o to Item 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit RS Latch 4-Bit RS Latch 4-Bit RS Latch 4-Bit RS Latch 5477 54/7475 93L14 9314


    OCR Scan     		PDF 54LS/74LS77 54LS/74LS75 54LS/74LS197 93L14 54LS/74LS196 54LS/74LS279 54H/74H73, 54LS/74LS73 54LS/74LS107 logic ic 7476 pin diagram logic ic 74LS76 pin diagram ic 74109 74LS107 74109 dual JK IC 74196 7476 Connection diagram 74LS109 ic 7474 pin diagram 7474 D latch

    7404 dip

    Abstract: 7493 4 bit binary counter 4 nand dip 16 74122 Retriggerable Monostable Multivibrator Noise immunity of 7408 7476 counter CI 7405 Noise immunity of 7486 decade counter 7492 7492 binary counter
    Text: BIPOLAR DIGITAL ICs continued TYPE T T L - T 7 4 , T 54 series" z o 1Q. C TJ a. 5 B O- OC O I=3 O z < ÜJ ID < u < Q- C/3 LU O Gates T 7400/5400 Quad 2-input N A N D 10 40 10 D IP H,P T 7401/5401 Quad 2-input open-collector N A N D 10 40 10 D IP H,P T 7402/5402


    OCR Scan     		PDF P4/5484 16-bit Divide-by-12 7404 dip 7493 4 bit binary counter 4 nand dip 16 74122 Retriggerable Monostable Multivibrator Noise immunity of 7408 7476 counter CI 7405 Noise immunity of 7486 decade counter 7492 7492 binary counter

    CI 7474

    Abstract: CI 7473 ci 7476 7474 D latch CI 74LS76 CI 74107 TTL 74ls76 fairchild 9024 ci 74LS74 74ls107
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -TTL MASTER/SLAVE EDGE-TRIGGERED D55 9020 D60 9024, 54/74109, 54S/74S109, 54LS/74LS109 ui 9 D UJ 5 -=pi (3 J Q 2 — J SD 0 CP Z o (3 11 4 K Ä 0 Co “LT in > _6 12 CP 3 -0 14 K Co ° 7 o-i- CP 13 —c K Cd °


    OCR Scan     		PDF 54S/74S109, 54LS/74LS109 54H/74H74, 54S/74S74, 54LS/74LS74 54H/74H73, 54LS/74LS279 93L14 54LS/74LS196 54LS/74LS197 CI 7474 CI 7473 ci 7476 7474 D latch CI 74LS76 CI 74107 TTL 74ls76 fairchild 9024 ci 74LS74 74ls107