Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74139 DUAL 2 TO 4 Search Results

    74139 DUAL 2 TO 4 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    AV-3.5MINYRCA-015 Amphenol Cables on Demand Amphenol AV-3.5MINYRCA-015 Stereo Y Adapter Cable - Premium Gold Stereo 3.5mm (Headphone Plug) to Dual RCA Y Adapter Cable - 3.5mm Mini-Stereo Male to Dual RCA Male 15ft Datasheet
    FO-DUALSTLC00-001 Amphenol Cables on Demand Amphenol FO-DUALSTLC00-001 ST-LC Duplex Multimode 62.5/125 Fiber Optic Patch Cable (OFNR Riser) - 2 x ST Male to 2 x LC Male 1m Datasheet
    FO-DUALSTLC00-004 Amphenol Cables on Demand Amphenol FO-DUALSTLC00-004 ST-LC Duplex Multimode 62.5/125 Fiber Optic Patch Cable (OFNR Riser) - 2 x ST Male to 2 x LC Male 4m Datasheet
    FO-LSDUALSCSM-003 Amphenol Cables on Demand Amphenol FO-LSDUALSCSM-003 SC-SC Duplex Single-Mode 9/125 Fiber Optic Patch Cable (OFN-LS Low Smoke) - 2 x SC Male to 2 x SC Male 3m Datasheet
    FO-DUALLCX2MM-001 Amphenol Cables on Demand Amphenol FO-DUALLCX2MM-001 LC-LC Duplex Multimode 62.5/125 Fiber Optic Patch Cable (OFNR Riser) - 2 x LC Male to 2 x LC Male 1m Datasheet

    74139 DUAL 2 TO 4 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    74139 pin diagram

    Abstract: decoder 74139 74139 74139 decoder 74139 pin configuration with 74139 Dual 2 to 4 line decoder P124 FAIRCHILD AD5405 AD8065 r23b
    Text: Evaluation Board for 12-Bit, Parallel Input, Dual-Channel, Current Output DAC EVAL-AD5405EB The applied voltage reference determines the full-scale output current. An integrated feedback resistor RFB provides temperature tracking and full-scale voltage output when combined with


    Original     		PDF 12-Bit, EVAL-AD5405EB AD5405 AD5405 D05214 74139 pin diagram decoder 74139 74139 74139 decoder 74139 pin configuration with 74139 Dual 2 to 4 line decoder P124 FAIRCHILD AD8065 r23b

    74573

    Abstract: 74574 7486 XOR GATE 7486 full adder latch 74574 7408, 7404, 7486, 7432 7490 Decade Counter 74373 cmos dual s-r latch 2 bit magnitude comparator using 2 xor gates design a BCD counter using j-k flipflop
    Text: Semiconductor Logic Device Cross-Reference Here is a comprehensive cross-reference of TTL and CMOS chips that are readily available over the counter from such places as Maplin Electronics in the UK . Tables of both TTL and CMOS devices are provided along with tables grouping chips with the same functionality together.


    Original     		PDF

    74139 pin diagram

    Abstract: 74139 AD8065 CAPACITOR TANTALUM AD5428 AD5440 AD5447 ADR01 FEC 240-345 4047 integrated
    Text: Evaluation Board for 8-/10-/12-Bit, Parallel Input, Dual-Channel, Current Output DAC EVAL-AD5428/AD5440/AD5447EB On power-up, the internal register and latches are filled with 0s and the DAC outputs are at zero scale. FEATURES Operates from dual ±12 V and +5 V supplies


    Original     		PDF 8-/10-/12-Bit, EVAL-AD5428/AD5440/AD5447EB EVAL-AD5440EB EVAL-AD5447EB EB05274 74139 pin diagram 74139 AD8065 CAPACITOR TANTALUM AD5428 AD5440 AD5447 ADR01 FEC 240-345 4047 integrated

    full subtractor circuit using xor and nand gates

    Abstract: 74138 full subtractor 3-input-XOR 74138 decoder 7474 D flip-flop vhdl code for 8-bit BCD adder data sheet 74139 vhdl code for 8 bit ODD parity generator 74171 74594
    Text: Chapter 10 - Macro Library Reference Chapter 10: The Macro Library The QuickLogic Macro Library contains over 475 macros and macro building blocks. While these macros offer a wide range of functions and flexibility, they fall into familiar functional groups. The naming conventions employed in the library are easy


    Original     		PDF

    odb2 connector

    Abstract: RX232 7408 texas 74139 texas 74HC00 IDMT 10BASET TINI SOCKET MM-001 4x20 lcd
    Text: A D RS232 EXPANSION PORTS WITH STANDARD CONTROL LINES 512K FLASH ROM 160MM 1 J4 Y1 R6 R15 16 J17 Serial3 1 R5 J10 R16 J19 R1 DUAL 16552 UART (REAR OF PCB) Serial0 J20 R4 C18 Serial2 U2 J6 J18 NETWORK C9 R12 iBUTTON SOCKET 2 S2 D1 J12 100MM L1 R2 138 R18


    Original     		PDF RS232 160MM 100MM RJ-11 RS232 0000000H 07FFFFFH) 0800000H odb2 connector RX232 7408 texas 74139 texas 74HC00 IDMT 10BASET TINI SOCKET MM-001 4x20 lcd

    7474 D flip-flop

    Abstract: vhdl code for 74154 4-to-16 decoder 7478 J-K Flip-Flop vhdl code for 74194 74138 full subtractor 3-8 decoder 74138 shift register by using D flip-flop 7474 full subtractor circuit using xor and nand gates vhdl code for 8-bit BCD adder 74823 FULL ADDER
    Text: Chapter 3 - Macro Library Reference Chapter 3: The Macro Library The QuickLogic Macro Library contains over 500 macros and macro building blocks. While these macros offer a wide range of functions and flexibility, they fall into familiar functional groups. The naming conventions employed in the library are easy


    Original     		PDF

    7483 4-bits parallel adder

    Abstract: ttl 74147 ttl 7442 ttl 7483 enc8to3 priority encoder 16 to 4 74148 TTL 74138 TTL 74139 CNT4BUDA ENC10TO4
    Text: VANTIS Soft Macro Reference Manual Basic Function Macros 1999 Vantis Application Center 1 TABLE OF CONTENTS Macro Name CNT4BUDA CNT4BUL CNT4DUDA CNT4DUL COMP4MAG COMP8EQ DEC2TO4 DEC3TO8 DEC4T10 DEC4T10N DEC4TO16 DFF8AR ENC10TO4 ENC8TO3 FADD1C FADD2C FADD4C


    Original     		PDF DEC4T10 DEC4T10N DEC4TO16 ENC10TO4 MUX16TO1 MUX4R21 7483 4-bits parallel adder ttl 74147 ttl 7442 ttl 7483 enc8to3 priority encoder 16 to 4 74148 TTL 74138 TTL 74139 CNT4BUDA ENC10TO4

    NT 145 AX Thin Film

    Abstract: 74139 AD7547 OP1177 AD5428 AD5447 AD7528 dac0500 AD8065
    Text: Dual 8-,10-,12-Bit, High Bandwidth Multiplying DACs with Parallel Interface AD5428/AD5440/AD5447 FEATURES VREFA AD5428/AD5440/AD5447 R VDD DATA INPUTS DB0 INPUT BUFFER LATCH DB7 DB9 DB11 RFBA IOUTA 8-/10-/12-BIT R-2R DAC A AGND DAC A/B R CS CONTROL LOGIC R/W


    Original     		PDF 12-Bit, AD5428/AD5440/AD5447 8-/10-/12-BIT AD7528 AD5428) AD7547 AD5447) 24-lead NT 145 AX Thin Film 74139 OP1177 AD5428 AD5447 dac0500 AD8065

    QL24X32B-1PF144C

    Abstract: vhdl code for 74194 QP-PL84G 74164 pin assignment ls 74138 74139 for bcd to excess 3 code PQ208 QL8X12B PF144 16 bit ripple adder
    Text: QuickTools User's Guide with SpDE™ Reference January 1996 Copyright Information Copyright 1991, 1992, 1993, 1994, 1995 QuickLogic Corporation. All rights reserved. The information contained in this manual and the accompanying software program are protected by copyright; all rights are reserved by QuickLogic Corporation. QuickLogic


    Original     		PDF Win32s, QL24X32B-1PF144C vhdl code for 74194 QP-PL84G 74164 pin assignment ls 74138 74139 for bcd to excess 3 code PQ208 QL8X12B PF144 16 bit ripple adder

    74139

    Abstract: LS 74139 74139 dual 2 to 4 data sheet 74139 S2090
    Text: - M O - Dual 2 to 4 Demultiplexers 74139 DATA OUTPUTS V çç 2G 2A / 2Y0 . L VO 2V 1 L VT 2V2 L 2Y 3 N I Y 3 D-l niiUMlnkiÂïr IG 1A IB 1V0 1Y 1 1V2 1V3 GNO DATA OUTPUTS o-t u 7 h cob# , L l - 't £ > LS ALS S AS AC HC HCU HOT BC tpd max E-NABLE yo—Y7 32


    OCR Scan     		PDF

    74139

    Abstract: 25LS2539 LS 74139 74139 dual 2 to 4 74539
    Text: 74539 25LS2539 T in iiT ir E r ffT z n z r r a w ^ 2V. 2Yì ZV. 2P0L 2 0 E lA IB ofb üh%¿ o 3 T — I- it tj ;ii OK POL H X L L K X •Y« High Z L L H L H H H> a Y¡ 11 1 1Y' 1 Y. GND - 249- Dual 2 to 4 Demultiplexers (3-State) tpd tpd max A * E max A. B


    OCR Scan     		PDF 25LS2539) 74139 25LS2539 LS 74139 74139 dual 2 to 4 74539

    74169 SYNCHRONOUS 4-BIT BINARY COUNTER

    Abstract: 74139 demultiplexer 3-8 decoder 74138 pin diagram 3-8 decoder 74138 CI 74151 pin diagram 41 multiplexer 74153 JK Shift Register 74195 bcd counter using j-k flip flop diagram Multiplexer 74153 CI 74138
    Text: AUGUST 1984 semiconductor MSM60300, MSM60700, MSM61000 CMOS GATE ARRAYS GENERAL DESCRIPTION FEATURES The OKI MSM60300, MSM60700, and MSM61000 gate arrays are fabricated using state-of-the-art 3/i dual-layer metal silicon gate CMOS technology. A unit cell consists of 4 pairs o f transistors


    OCR Scan     		PDF MSM60300, MSM60700, MSM61000 MSM61000 74169 SYNCHRONOUS 4-BIT BINARY COUNTER 74139 demultiplexer 3-8 decoder 74138 pin diagram 3-8 decoder 74138 CI 74151 pin diagram 41 multiplexer 74153 JK Shift Register 74195 bcd counter using j-k flip flop diagram Multiplexer 74153 CI 74138

    74139 demultiplexer

    Abstract: 74169 SYNCHRONOUS 4-BIT BINARY COUNTER pin diagram 41 multiplexer 74153 3-8 decoder 74138 pin diagram bcd counter using j-k flip flop diagram pin diagram priority decoder 74148 CI 74151 74181 74175 clock 74165 block diagram 74151 demultiplexer
    Text: M OIVIOUOUU, s em i c onductor GENERAL DESCRIPTION FEATURES The OKI MSM60300, MSM60700. and MSM61000 gate arrays are fabricated using state-of-the-art 3/i dual-layer metal silicon gate CMOS technology. A unit cell consists of 4 pairs o f transistors where each pair is made up of a PMOS and a NMOS transistor.


    OCR Scan     		PDF MSM60300, MSM60700, MSM61000 MSM60300. MSM60700. MSMC0300 MSM60700 MSM61000 74139 demultiplexer 74169 SYNCHRONOUS 4-BIT BINARY COUNTER pin diagram 41 multiplexer 74153 3-8 decoder 74138 pin diagram bcd counter using j-k flip flop diagram pin diagram priority decoder 74148 CI 74151 74181 74175 clock 74165 block diagram 74151 demultiplexer

    TTL 74139

    Abstract: 74153 mux MSI 74148 16cudslr CI 74138 sn 74373 8mcomp 7404 7408 7432 7408, 7404, 7486, 7432 Flip-Flop 7471
    Text: PLSLIB-TTL /$ ^ n^ X LIBRARY • TTL MacroFunction Library Diskette. • ADLIB, Altera Design Librarian Diskette. To increase design ease and productivity Altera has created M acroFunctions. These are high level building blocks that allow the user to design at


    OCR Scan     		PDF

    asynchronous 4bit up down counter using jk flip flop

    Abstract: counter 74168 Multiplexer 74152 3-8 decoder 74138 synchronous counter using 4 flip flip 74183 alu 7444 series Excess-3-gray code to Decimal decoder MH 74151 counter 74169 74169 SYNCHRONOUS 4-BIT BINARY COUNTER
    Text: • GENERAL DESCRIPTION T h e M S M 7 0 V 0 0 0 series is the gate array LSI based on the m aster slice m e th o d using the high p erfo rm an ce silicon gate 1.5 m ic ro n H C M O S process w ith th e d u a l-la y e r m etal structure. T his series has th e features to easily realize fu n c tio n s o f th e s c h m itt trigger, c ry s ta l/


    OCR Scan     		PDF MSM70V000 MSM70V000, asynchronous 4bit up down counter using jk flip flop counter 74168 Multiplexer 74152 3-8 decoder 74138 synchronous counter using 4 flip flip 74183 alu 7444 series Excess-3-gray code to Decimal decoder MH 74151 counter 74169 74169 SYNCHRONOUS 4-BIT BINARY COUNTER

    IC 3-8 decoder 74138 pin diagram

    Abstract: binary to gray code conversion using ic 74157 Multiplexer IC 74151 16 bit odd even parity checker using two IC 74180 binary to gray code conversion using ic 74139 7444 series Excess-3-gray code to Decimal decoder full adder using Multiplexer IC 74151 ic 74151 ic 74148 block diagram MSI IC 74138 decoder
    Text: s I SEMICONDUCTOR GROUP 23E D • t?54E40 G00fl535 1 "T-q2-q \ p a rtII CMOS STANDARD CELL LSI MSM91H000 SERIES ¿U S' This M a terial C o p y r i g h t e d B y Its R e s p e c t i v e M a n u f a c t u r e r O K I SEMICONDUCTOR GROUP 23E D ■ b72M240 DGGÔ23b G


    OCR Scan     		PDF MSM91H000 b72MS40 DQQ023b t-42-41 b724240 IC 3-8 decoder 74138 pin diagram binary to gray code conversion using ic 74157 Multiplexer IC 74151 16 bit odd even parity checker using two IC 74180 binary to gray code conversion using ic 74139 7444 series Excess-3-gray code to Decimal decoder full adder using Multiplexer IC 74151 ic 74151 ic 74148 block diagram MSI IC 74138 decoder

    744040

    Abstract: scx6206 74589 744020 Flip-Flop 7471 744017 744017 counter sn 74373 scx6218 74395
    Text: July 1985 SCX m icroC M O S G ate A rray Fam ily A pplication G uide TABLE OF CONTENTS 1.0 General Description . 2 2.0 Product Features. 2 Enhanced Product Features. . 2


    OCR Scan     		PDF AA32096 744040 scx6206 74589 744020 Flip-Flop 7471 744017 744017 counter sn 74373 scx6218 74395

    744040

    Abstract: 744017 Scx6206 sn 74373 latch 74574 744020 Flip-Flop 7471 74292 74299 universal shift register SCX6218
    Text: July 1985 Jim Semiconductor SCX microCMOS Gate Array Family Application Guide TABLE OF CONTENTS General Description . 2 2.0 Product F eatures. 2.0.1 Enhanced Product Features.


    OCR Scan     		PDF AA32096 744040 744017 Scx6206 sn 74373 latch 74574 744020 Flip-Flop 7471 74292 74299 universal shift register SCX6218

    IC 3-8 decoder 74138 pin diagram

    Abstract: full adder using ic 74138 full adder using Multiplexer IC 74151 pin diagram for IC 7483 for 4 bit adder chip and pin diagram of IC 7491 DN 74352 circuit diagram for IC 7483 full adder application of ic 74153 ic 74148 block diagram 74191, 74192, 74193 circuit diagram
    Text: MB65XXXX MB66XXXX MB67XXXX AV CMOS SERIES GATE ARRAYS F U JIT S U June 1986 Edition 1.0 DESCRIPTION The Fujitsu MB65xxxx/MB66xxxx/MB67xxxx family are a series of high performance CMOS gate arrays designed to provide high density, low power, and operating speeds that are comparable to standard bipolar logic. The AV MB65xxxx series is an ideal


    OCR Scan     		PDF MB65XXXX MB66XXXX MB67XXXX MB65xxxx/MB66xxxx/MB67xxxx MB65xxxx) MB67xxxx) MB66xxxx) IC 3-8 decoder 74138 pin diagram full adder using ic 74138 full adder using Multiplexer IC 74151 pin diagram for IC 7483 for 4 bit adder chip and pin diagram of IC 7491 DN 74352 circuit diagram for IC 7483 full adder application of ic 74153 ic 74148 block diagram 74191, 74192, 74193 circuit diagram

    7408, 7404, 7486, 7432 use NAND gate

    Abstract: JLCC-68 ci 74386 cI 74150 jLCC68 74153 full adder 7402, 7404, 7408, 7432, 7400 74106 sln 7404 LCC-64
    Text: MB65XXXX MB66XXXX MB67XXXX AV CMOS SERIES GATE ARRAYS F U JIT S U June 1986 Edition 2.0 DESCRIPTION The Fujitsu MB65xxxx/M B66xxxx/M B67xxxx family are a series o f high perform ance CMOS gate arrays designed to provide high density, low pow er, and operating speeds th a t are com parable to standard bipolar logic. The A V M 865xxxx series is an ideal


    OCR Scan     		PDF MB65XXXX MB66XXXX MB67XXXX MB65xxxx/MB66xxxx/MB67xxxx M865xxxx) MB67xxxx) MB66xxxx) 350AVB 540AVB 850AVB 7408, 7404, 7486, 7432 use NAND gate JLCC-68 ci 74386 cI 74150 jLCC68 74153 full adder 7402, 7404, 7408, 7432, 7400 74106 sln 7404 LCC-64

    74138n

    Abstract: buffer 74374 74373 cmos dual s-r latch of IC 74191 G701
    Text: • GENERAL DESCRIPTION T h e M S M 7 0 H 0 0 0 series is the gate array LSI based on the m aster slice m e th o d using the high p erfo rm a n c e silicon gate 2 m ic ro n H C M O S process w ith th e d u a l-la y e r m etal structure. T h is series has th e features to easily realize fu n c tio n s o f th e s c h m itt trigger, c ry s ta l/


    OCR Scan     		PDF

    priority encoder 74148

    Abstract: priority encoder 74147 shift register 7495 msm7200 MSM7000 alu 74381 msm7500 MSM72000 74150 demultiplexer multiplexers 74 LS 150
    Text: • G EN ER A L DESCRIPTION T h e M S M 7 0 0 0 0 series is the gate array L S I based on the master siice m ethod using the high perform ance silicon gate H C M O S process w ith the dual-layer metal structure. T h is series has the features to easily realize fu n c tio n s-o f the sch m itt trigger, crystal/


    OCR Scan     		PDF MSM70000 MSM71000, MSM72000, MSM71000 MSM74000] MSM75000] priority encoder 74148 priority encoder 74147 shift register 7495 msm7200 MSM7000 alu 74381 msm7500 MSM72000 74150 demultiplexer multiplexers 74 LS 150

    counter 7468

    Abstract: umi u26 "CMOS GATE ARRAY" fuji ci 7483 74181 74175 clock 74154 chip configuration u26 umi 74106 9 bit comparator using 7485 CI 7408
    Text: FUJITSU M B65XXXX MB66XXXX MB67XXXX AV CMOS SERIES GATE ARRAYS June 1986 Edition 1.0 DESCRIPTION The Fujitsu M B 65 xxxx/M B 66xxxx/M B 67 xxxx fam ily are a series of high pe rfo rm an ce CMOS ga te arrays designed to provide high density, low pow er, and operating speeds th a t are com parable to stan dard bipolar logic. The A V M B65xxxx series is an ideal


    OCR Scan     		PDF MB65XXXX MB66XXXX MB67XXXX MB65xxxx/MB66xxxx/MB67xxxx MB65xxxx) MB67xxxx) MB66xxxx) J22833 CA95054-3197. D-6000 counter 7468 umi u26 "CMOS GATE ARRAY" fuji ci 7483 74181 74175 clock 74154 chip configuration u26 umi 74106 9 bit comparator using 7485 CI 7408

    74152 PIN DIAGRAM

    Abstract: application of ic 74153 A022A 74373 verilog 74373 cmos dual s-r latch 74240T LN 741 T749
    Text: KGL80 ^ ^ ^ ^ ^ ^ ^ ^ jE L E C T R O N i Gate Array Library 0.5um 3.3V CMOS Process PRELIMINARY Library Description KG L80 is a 0 .5 n m 3 .3 V C M O S gate array library supporting d ouble-layer o r triple-layer metal interconnection options. This process is optim ized for


    OCR Scan     		PDF KGL80 VSS30P VSS50 74152 PIN DIAGRAM application of ic 74153 A022A 74373 verilog 74373 cmos dual s-r latch 74240T LN 741 T749