Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    4MX4BANKX16 Search Results

    4MX4BANKX16 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: Preliminary 256MBit MOBILE SDR SDRAMs based on 4Mx4Bankx16 I/O DESCRIPTION The Hynix Mobile SDR is suited for non-PC application which use the batteries such as PDAs, 2.5G and 3G cellular phones with internet access and multimedia capabilities, mini-notebook, handheld PCs.


    Original     		PDF 256MBit 4Mx4Bankx16 456bit 304x16. 256Mbit 16Mx16bit) 40BSC

    Untitled

    Abstract: No abstract text available
    Text: EM48AM1684VTG Revision History Revision 0.1 Jun. 2010 - First release. - Jun. 2010 1/20 www.eorex.com EM48AM1684VTG 256Mb (4Mx4Bank×16) Synchronous DRAM Features Description • Fully Synchronous to Positive Clock Edge The EM48AM1684VTG is Synchronous Dynamic


    Original     		PDF EM48AM1684VTG 256Mb EM48AM1684VTG 256Mb EM48AMM1684VTG 54-Pin 400mil)

    EM48AM1684VTB

    Abstract: EM48AM1684VTB-75F EM48AM1684VTB-75FE EM48AM1684VTB-7F
    Text: eorex EM48AM1684VTB 256Mb 4Mx4Bank×16 Synchronous DRAM Features Description • Fully Synchronous to Positive Clock Edge • Single 3.3V ±0.3V Power Supply • LVTTL Compatible with Multiplexed Address • Programmable Burst Length (B/L) - 1, 2, 4, 8


    Original     		PDF EM48AM1684VTB 256Mb EM48AM1684VTB EM48AM1684VTB-75F EM48AM1684VTB-75FE EM48AM1684VTB-7F

    EM48AM1684VTF

    Abstract: em48am1684vtf-6f
    Text: eorex EM48AM1684VTF Revision History Revision 0.1 Oct. 2009 - First release. Revision 0.2 (Nov. 2009) - Modify ICC 1~6 by new lot samples. Revision 0.3 (Nov. 2009) - Modify ICC2P &ICC6 again. Nov. 2009 www.eorex.com 1/19 eorex EM48AM1684VTF 256Mb (4Mx4Bank×16) Synchronous DRAM


    Original     		PDF EM48AM1684VTF 256Mb EM48AM1684VTF em48am1684vtf-6f

    em48am1684vte

    Abstract: CKE 2009
    Text: eorex EM48AM1684VTE Revision History Revision 0.1 Apr. 2008 - First release. Revision 0.2 (Apr. 2009). - modify improved ICCs Apr. 2009 www.eorex.com 1/19 eorex EM48AM1684VTE 256Mb (4Mx4Bank×16) Synchronous DRAM Features Description • Fully Synchronous to Positive Clock Edge


    Original     		PDF EM48AM1684VTE 256Mb em48am1684vte CKE 2009

    Untitled

    Abstract: No abstract text available
    Text: EM42AM1684RTC Revision History Revision 0.1 Jul. 2010 - First release. Revision 0.2 (Sep. 2010) - Delete CL=2, page 2, 8, 17 - Add 166MHz@2.5-3-3; 200MHz@3-3-3, page 2 www.eorex.com Sep. 2010 1/21 EM42AM1684RTC 256Mb (4Mx4Bank×16) Double DATA RATE SDRAM


    Original     		PDF EM42AM1684RTC 166MHz 200MHz 256Mb 22BSC 71REF 875BSC 028REF 76BSC

    Untitled

    Abstract: No abstract text available
    Text: eorex EM48AM1684LBA Revision History Revision 0.1 Jul. 2006 - First release. Revision 0.2 (Mar. 2009). - Add “E” grade Part No. Mar. 2009 www.eorex.com 1/18 eorex EM48AM1684LBA 256Mb (4Mx4Bank×16) Synchronous DRAM Features Description • • •


    Original     		PDF EM48AM1684LBA 256Mb EM48AM1684LBA 256Mb

    Untitled

    Abstract: No abstract text available
    Text: eorex EM48AM1684VTH 256Mb 4Mx4Bank×16 Synchronous DRAM Features Description • Fully Synchronous to Positive Clock Edge • Single 3.3V ±0.3V Power Supply • LVTTL Compatible with Multiplexed Address • Programmable Burst Length (B/L) - 1, 2, 4, 8


    Original     		PDF EM48AM1684VTH 256Mb EM48AM1684VTH

    DDR2-667

    Abstract: EM44AM1684LBC EM44AM1684LBC-37F EM44AM1684LBC-3F EM44AM1684LBC-5F BGA84
    Text: eorex EM44AM1684LBC 256Mb 4Mx4Bank×16 Double DATA RATE 2 SDRAM Features Description • JEDEC Standard VDD/VDDQ=1.8V ± 0.1V. • All inputs and outputs are compatible with SSTL_18 interface. • Fully differential clock inputs (CK,/CK) operation. • 4 Banks


    Original     		PDF EM44AM1684LBC 256Mb BGA-84 DDR2-667 EM44AM1684LBC EM44AM1684LBC-37F EM44AM1684LBC-3F EM44AM1684LBC-5F BGA84

    EM48AM1684VTC

    Abstract: EM48AM1684VTC-75F EM48AM1684VTC-7F
    Text: eorex EM48AM1684VTC 256Mb 4Mx4Bank×16 Synchronous DRAM Features Description • Fully Synchronous to Positive Clock Edge • Single 3.3V ±0.3V Power Supply • LVTTL Compatible with Multiplexed Address • Programmable Burst Length (B/L) - 1, 2, 4, 8


    Original     		PDF EM48AM1684VTC 256Mb EM48AM1684VTC EM48AM1684VTC-75F EM48AM1684VTC-7F

    EM48AM1684VTA

    Abstract: TSOP-54P
    Text: eorex EM48AM1684VTA 256Mb 4Mx4Bank×16 Synchronous DRAM Features Description • Fully Synchronous to Positive Clock Edge • Single 3.3V ±0.3V Power Supply • LVTTL Compatible with Multiplexed Address • Programmable Burst Length (B/L) - 1, 2, 4, 8


    Original     		PDF EM48AM1684VTA 256Mb EM48AM1684VTA TSOP-54P

    EM42AM1684RTB

    Abstract: CA10 CL25
    Text: eorex EM42AM1684RTB 256Mb 4Mx4Bank×16 Double DATA RATE SDRAM Features Description • Internal Double-Date-Rate architecture with 2 Accesses per clock cycle. • VDD=VDDQ= 2.5V ±0.2V (DDR-333) • VDD=VDDQ= 2.6V ±0.1V (DDR-400) • 2.5V SSTL-2 compatible I/O


    Original     		PDF EM42AM1684RTB 256Mb DDR-333) DDR-400) A0-A10 EM42AM1684RTB CA10 CL25

    EM48AM1684VTD

    Abstract: No abstract text available
    Text: eorex EM48AM1684VTD Revision History Revision 0.1 Dec. 2007 - First release. Revision 0.2 (Apr. 2008). - modify improved ICCs - ADD -75 speed Revision 0.3 (Jun. 2009). - Modify/improved extended grade temperature spec. from -25°C~85°C to -30°C ~85°C


    Original     		PDF EM48AM1684VTD 256Mb EM48AM1684VTD

    EM42AM1684RTC

    Abstract: No abstract text available
    Text: EM42AM1684RTC Revision History Revision 0.1 Jul. 2010 - First release. Revision 0.2 (Sep. 2010) - Delete CL=2, page 2, 8, 17 - Add 166MHz@2.5-3-3; 200MHz@3-3-3, page 2 Sep. 2010 www.eorex.com 1/21 EM42AM1684RTC 256Mb (4Mx4Bank×16) Double DATA RATE SDRAM


    Original     		PDF EM42AM1684RTC 166MHz 200MHz 256Mb 22BSC 875BSC 71REF 028REF 76BSC EM42AM1684RTC

    EM48AM1644VBC

    Abstract: EM48AM1644VBC-75F EM48AM1644VBC-75FE
    Text: eorex EM48AM1644VBC Preliminary 256Mb 4Mx4Bank×16 Synchronous DRAM Features Description • 2 x 4 banks x 2 Mbit x 16 organisation ( Two 128MBit chips stacked in multi-chip package) • Fully Synchronous to Positive Clock Edge • Single 2.7V ~ 3.6V Power Supply


    Original     		PDF EM48AM1644VBC 256Mb 128MBit EM48AM1644VBC EM48AM1644VBC-75F EM48AM1644VBC-75FE

    EM44AM1684LBA

    Abstract: DDR2-667 EM44AM1684LBA-37F EM44AM1684LBA-3F EM44AM1684LBA-5F emrs3
    Text: eorex EM44AM1684LBA 256Mb 4Mx4Bank×16 Double DATA RATE 2 SDRAM Features Description • JEDEC Standard VDD/VDDQ=1.8V ± 0.1V. • All inputs and outputs are compatible with SSTL_18 interface. • Fully differential clock inputs (CK,/CK) operation. • 4 Banks


    Original     		PDF EM44AM1684LBA 256Mb BGA-84 EM44AM1684LBA DDR2-667 EM44AM1684LBA-37F EM44AM1684LBA-3F EM44AM1684LBA-5F emrs3

    EM48AM1644LBB

    Abstract: EM48AM1644LBB-75F EM48AM1644LBB-75FE
    Text: eorex EM48AM1644LBB Preliminary 256Mb 4Mx4Bank×16 Synchronous DRAM Features Description • 2 x 4 banks x 2 Mbit x 16 organisation ( Two 128MBit chips stacked in multi-chip package) • Fully Synchronous to Positive Clock Edge • Single 1.8V ±0.1V Power Supply


    Original     		PDF EM48AM1644LBB 256Mb 128MBit EM48AM1644LBB EM48AM1644LBB-75F EM48AM1644LBB-75FE

    EM48AM1684VBD

    Abstract: No abstract text available
    Text: eorex Preliminary EM48AM1684VBD 256Mb 4Mx4Bank×16 Synchronous DRAM Features Description • Fully Synchronous to Positive Clock Edge • Single 2.7V ~ 3.6V Power Supply • LVTTL Compatible with Multiplexed Address • Programmable Burst Length (B/L) - 1, 2, 4, 8


    Original     		PDF EM48AM1684VBD 256Mb EM48AM1684VBD

    Untitled

    Abstract: No abstract text available
    Text: 12314 EM48AM1684VTH 256Mb 4Mx4Bank×16 Synchronous DRAM Features Description • Fully Synchronous to Positive Clock Edge • Single 3.3V ±0.3V Power Supply • LVTTL Compatible with Multiplexed Address • Programmable Burst Length (B/L) - 1, 2, 4, 8


    Original     		PDF EM48AM1684VTH 256Mb EM48AM1684VTH

    Untitled

    Abstract: No abstract text available
    Text: eorex EM48AM1684VBE 256Mb 4Mx4Bank×16 Synchronous DRAM Features Description • • • • The EM48AM1684VBE is Synchronous Dynamic Random Access Memory (SDRAM) organized as 4Meg words x 4 banks by 16 bits. All inputs and outputs are synchronized with the positive edge of


    Original     		PDF EM48AM1684VBE 256Mb EM48AM1684VBE 256Mb 54Ball

    EM48AM1684LBA

    Abstract: EM48AM1684LBA-75F BSTH
    Text: eorex EM48AM1684LBA 256Mb 4Mx4Bank×16 Synchronous DRAM Features Description • Fully Synchronous to Positive Clock Edge • VDD/VDDQ= 1.8V +/- 0.15V Power Supply • LVCMOS Compatible with Multiplexed Address • Programmable Burst Length (B/L) - 1, 2, 4, 8


    Original     		PDF EM48AM1684LBA 256Mb EM48AM1684LBA EM48AM1684LBA-75F BSTH

    EM42AM1684RTA

    Abstract: EM42AM1684RTA-75F CA10 CL25 EM42AM1684RTA-5F EM42AM1684RTA-6F
    Text: eorex EM42AM1684RTA 256Mb 4Mx4Bank×16 Double DATA RATE SDRAM Features Description • Internal Double-Date-Rate architecture with 2 Accesses per clock cycle. • Single 2.5V ±0.2V Power Supply • 2.5V SSTL-2 compatible I/O • Burst Length (B/L) of 2, 4, 8


    Original     		PDF EM42AM1684RTA 256Mb A0-A10 EM42AM1684RTA EM42AM1684RTA-75F CA10 CL25 EM42AM1684RTA-5F EM42AM1684RTA-6F

    EM48AM1684VBA

    Abstract: EM48AM1684VBA-75F
    Text: eorex EM48AM1684VBA 256Mb 4Mx4Bank×16 Synchronous DRAM Features Description • Fully Synchronous to Positive Clock Edge • Single 2.7V ~ 3.6V Power Supply • LVTTL Compatible with Multiplexed Address • Programmable Burst Length (B/L) - 1, 2, 4, 8


    Original     		PDF EM48AM1684VBA 256Mb EM48AM1684VBA EM48AM1684VBA-75F

    EM48AM1684VBB

    Abstract: EM48AM1684VBB-75F EM48AM1684VBB-75FE
    Text: eorex EM48AM1684VBB 256Mb 4Mx4Bank×16 Synchronous DRAM Features Description • Fully Synchronous to Positive Clock Edge • Single 2.7V ~ 3.6V Power Supply • LVTTL Compatible with Multiplexed Address • Programmable Burst Length (B/L) - 1, 2, 4, 8


    Original     		PDF EM48AM1684VBB 256Mb EM48AM1684VBB EM48AM1684VBB-75F EM48AM1684VBB-75FE