MT90812AL1
Abstract: TGE-5 EB32
Text: MT90812 Integrated Digital Switch IDX Advance Information Mar 2011 Features • • • • • • • • • • • • • • • • • • MT90812AP MT90812AL MT90812APR MT90812AP1 MT90812AL1 MT90812APR1 192 channel x 192 channel non-blocking switching
|
Original
|
PDF
|
MT90812
-27dB,
MT90812AL1
TGE-5
EB32
|
hfc-s
Abstract: VAC L5051-X014-80 L5051-X014-80 l5051-x014 l5051 vogt 543 vogt f6 vogt 1N4148 PCM30
Text: DATA SHEET HFC - S 2BDS0 ISDN HDLC FIFO controller with S/T interface Copyright 1994 - 1997 Cologne Chip Designs All Rights Reserved The information presented can not be considered as assured characteristics. Data can change without notice. Parts of the information presented may be protected by
|
Original
|
PDF
|
LL4148
62256FP
288MHz
BC850C
BC860C
hfc-s
VAC L5051-X014-80
L5051-X014-80
l5051-x014
l5051
vogt 543
vogt f6
vogt
1N4148
PCM30
|
PCM30 CODEC AUDIO
Abstract: PCM64 PCM30 SA15
Text: Cologne Chip "3@3 +:77@ 752 'B8B3= %1'3'B 752 #B8B3='1#3#B 8B3=73;2585>R^]ca^[[Ta fXcW '#X]cTVaPcTSB CX]cTaUPRTb _aT[X\X]PahTSXcX^] 9d]T! Copyright 1994-2001 Cologne Chip AG All Rights Reserved The information presented can not be considered as assured characteristics. Data can change without notice. Parts of the
|
Original
|
PDF
|
|
v 12276
Abstract: KS8620 KS8620D KS8620N BCK 2501
Text: 1 Chip CODEC for Digital Answering phone KS8620 INTRODUCTION 16-DIP-300 The KS8620 consists of on-chip PCM encoders, decoders PCM CODECs and PCM line filter. This device provide all the functions required to interface a fullduplex voice telephone circuit, digital answering phone.
|
Original
|
PDF
|
KS8620
16-DIP-300
KS8620
16-SOP-BD300
-21dBm0,
300Hz
3400Hz
v 12276
KS8620D
KS8620N
BCK 2501
|
MEB90812
Abstract: WARBLE TONE GENERATORS intel 8247 circuit diagram of car central lock system conference system MT8952 MT8952B MT90812 MT90812AL MT90812AP
Text: MT90812 Integrated Digital Switch IDX Advance Information Features • • • • • • • • • • • • • • • • • • 192 channel x 192 channel non-blocking switching 2 local bus streams @ 2Mb/s supports up to 64 channels In TDM mode, the expansion bus supports up
|
Original
|
PDF
|
MT90812
MEB90812
WARBLE TONE GENERATORS
intel 8247
circuit diagram of car central lock system
conference system
MT8952
MT8952B
MT90812
MT90812AL
MT90812AP
|
siemens Logo 230 rc manual
Abstract: GR-1244-CORE MT9044 MT9044AL MT9044AP TR62411
Text: MT9044 T1/E1/OC3 System Synchronizer Data Sheet Features November 2003 • Supports AT&T TR62411 and Bellcore GR-1244CORE Stratum 3, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces • Supports ITU-T G.813 Option 1 clocks for 2048 kbit/s interfaces
|
Original
|
PDF
|
MT9044
TR62411
GR-1244CORE
MT9044AP
MT9044AL
544MHz,
048MHz
siemens Logo 230 rc manual
GR-1244-CORE
MT9044
MT9044AL
MT9044AP
|
503 20 010 10 vogt
Abstract: L5026 PCM64 APC smart VT circuit diagram vogt 543 VOGT b4 503 20 010 50 vogt transformer s3 FAH 23. smd MST 718 ST5069 valor
Text: Cologne Chip "3@3 +:77@ 752 B\X]X 8B3=!13B 8B3=73;2585>R^]ca^[[Ta fXcW B CX]cTaUPRT P]S X]cTVaPcTS585>b 9P]dPah! Copyright 1994-2001 Cologne Chip AG All Rights Reserved The information presented can not be considered as assured characteristics. Data can change without notice. Parts of the
|
Original
|
PDF
|
752B\X
cTVaPcTS585
503 20 010 10 vogt
L5026
PCM64
APC smart VT circuit diagram
vogt 543
VOGT b4 503 20 010 50
vogt transformer s3
FAH 23. smd
MST 718
ST5069 valor
|
T175
Abstract: PM4341A PM7345 PE-65774 VL1935
Text: PM4341A T1XC DATA SHEET PMC-900602 ISSUE 7 T1 FRAMER/TRANSCEIVER PM4341A T1XC SINGLE DSX-1 TRANSCEIVER DEVICE DATA SHEET ISSUE 7: JUNE 1998 PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE PM4341A T1XC DATA SHEET PMC-900602
|
Original
|
PDF
|
PM4341A
PMC-900602
PM4341A
PMC891007,
PMC-891007
T175
PM7345
PE-65774
VL1935
|
MT9076
Abstract: 7ga6
Text: MT9076 T1/E1/J1 3.3V Single Chip Transceiver Preliminary Information Features • The MT9076 is a highly featured single chip solution for terminating T1/E1/J1 trunks. It contains a longhaul LIU, an advanced framer, a high performance PLL, and 3 HDLCs. In T1 mode, the MT9076 supports D4, ESF and
|
Original
|
PDF
|
MT9076
MT9076
SLC-96
PUB43801,
TR-62411;
GR-303-CORE.
7ga6
|
01AH-01BH
Abstract: TR-TSY-000312 9508 PE64952 001H 041H PM4314 7G74 M8313
Text: PM4314 QDSX DATA SHEET PMC-950857 ISSUE 5 QUAD T1/E1 LINE INTERFACE DEVICE PM4314 QDSX QUAD T1/E1 LINE INTERFACE DEVICE DATA SHEET ISSUE 5: JUNE 1998 PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE PM4314 QDSX DATA SHEET
|
Original
|
PDF
|
PM4314
PMC-950857
PM4314
PMC-950739
01AH-01BH
TR-TSY-000312
9508
PE64952
001H
041H
7G74
M8313
|
KT8554
Abstract: No abstract text available
Text: 1 CHIP CODEC S5T8554B/7B INTRODUCTION 16-CERDIP The S5T8554B/7B are single-chip PCM encoders and decoders PCM CODECs and PCM line filters. These devices provide all the functions required to interface a full-duplex voice telephone circuit with a time-division-multiplex (TDM) system.
|
Original
|
PDF
|
S5T8554B/7B
16-CERDIP
S5T8554B/7B
KT8554/7
600ohm
77459Vrms
100Kohm,
S5T8554B
S5T8557B
KT8554
|
Untitled
Abstract: No abstract text available
Text: Cologne Chip "3@3 +:77@ 752 B?280 8B3=!13B 8B3=73;2585>R^]ca^[[Ta fXcW B CP]S?28X]cTaUPRT P]S D RWX_bd_^ac 9P]dPah! Copyright 1994-2001 Cologne Chip AG All Rights Reserved The information presented can not be considered as assured characteristics. Data can change without notice. Parts of the
|
Original
|
PDF
|
BC850C
BC860C
|
AUTOMATIC light dim dip CONTROLLER
Abstract: No abstract text available
Text: CMOS ST-BUS FAMILY MT9079 Advanced Controller for E1 Features • • • • • • • • • ISSUE 5 Meets applicable requirements of CCITT G.704, G.706, G.732, G.775, G.796, I.431 and ETSI ETS 300 011 HDB3, RZ, NRZ fibre interface and bipolar
|
Original
|
PDF
|
MT9079
AUTOMATIC light dim dip CONTROLLER
|
RG703
Abstract: ch8c ch6b Motorola LSC microcontroller DS26528 DS26521 DS26522 DS26524 DS26524GN 1103h
Text: DS26524 Quad T1/E1/J1 Transceiver www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS26524 is a single-chip 4-port framer and line interface unit LIU combination for T1, E1, and J1 applications. Each channel is independently configurable, supporting both long-haul and short-haul
|
Original
|
PDF
|
DS26524
DS26524
RG703
ch8c
ch6b
Motorola LSC microcontroller
DS26528
DS26521
DS26522
DS26524GN
1103h
|
|
|
ana60
Abstract: AFM2 AFM8 hdlc INTEL 386EX TDA 1512 STLC5466 TQFP176 Motorola CMOS Dynamic RAM 1M x 1 1989
Text: STLC5466 64 CHANNEL-MULTI HDLC WITH N X 64KB/S SWITCHING MATRIX ASSOCIATED • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 64 TX HDLCs with broadcasting capability and/ or CSMA/CR function with automatic restart in case of Tx frame abort
|
Original
|
PDF
|
STLC5466
64KB/S
ana60
AFM2
AFM8
hdlc
INTEL 386EX
TDA 1512
STLC5466
TQFP176
Motorola CMOS Dynamic RAM 1M x 1 1989
|
20EF TRANSFORMER
Abstract: TRANSFORMER 20EF 20F9 rexton AAIS mark csc 9102 D3318
Text: PRODUCT PREVIEW GENERAL DESCRIPTION The DS26519 is a single-chip 16-port framer and line interface unit LIU combination for T1, E1, and J1 applications. Each port is independently configurable, supporting both long-haul and short-haul lines. The DS26518 is a 8-port SCT. The DS26514 is a 4-port
|
Original
|
PDF
|
DS26519
16-port
DS26518
DS26514
DS26528
32-bit
20EF TRANSFORMER
TRANSFORMER 20EF
20F9
rexton
AAIS mark
csc 9102
D3318
|
11290
Abstract: TLS14
Text: DS26528 Octal T1/E1/J1 Transceiver www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS26528 is a single-chip 8-port framer and line interface unit LIU combination for T1, E1, and J1 applications. Each channel is independently configurable, supporting both long-haul and short-haul
|
Original
|
PDF
|
DS26528
X256T-3*
DS26528GN+
DS26528GN
mvp/id/4386/t/or
20-Oct-2010
11290
TLS14
|
Untitled
Abstract: No abstract text available
Text: XRT5897 Seven-Channel E1 Line Interface X^EXqR December 1998-2 FEATURES • Compliant with ITU G.703 Pulse Mask Template for 2.048Mbps E1 Rates • Seven Independent CEPT Transceivers • Supports Differential Transformer Coupled Receivers and Transmitters
|
OCR Scan
|
PDF
|
XRT5897
048Mbps
|
Untitled
Abstract: No abstract text available
Text: ZN5683E/J PCM LINE INTERFACE CIRCUIT The ZN5683E/J is a PCM line interface circuit suitable for 2.048Mbit/s or 8.448Mbit/s PCM systems. It contains both transmit and receive channels in a single 18 pin dual in-line package. The incom ing bipolar PCM signal, which has been
|
OCR Scan
|
PDF
|
ZN5683E/J
ZN5683E/J
048Mbit/s
448Mbit/s
|
CD4046 tone decoder
Abstract: ST811 PLL CD4046 application CD4046 pll application note CD4046 vco rotary binary coder S3507 S35061 S-350-7
Text: MAM I S3506I/S35071/S3507AI Industrial Temperature — is t a n d a r d p r o d u c t s CMOS Single Chip ¡¿-Law/ A-Law Synchronous Combo Codecs With Filters Features February 1993 • Encoder has Dual-Speed Auto-Zero Loop for Fast Acquisition on Power-up
|
OCR Scan
|
PDF
|
S3506I/S3507I/S3507AI
256kHz
64kHz
CD4046 tone decoder
ST811
PLL CD4046 application
CD4046 pll application note
CD4046 vco
rotary binary coder
S3507
S35061
S-350-7
|
Untitled
Abstract: No abstract text available
Text: Preliminary 2P E X 4R XR-T5894 Four-Channel E1 Line Interface 3.3V .the analog plus com pany •- -, X« June 1997-3 FEATURES Compliant with ITU G.703 Pulse Mask Template for 2.048Mbps (E1) Rates Logical Inputs Accept either 3.3V or 5.0V Levels Low CMOS Process
|
OCR Scan
|
PDF
|
XR-T5894
048Mbps
3422bifl
|
S3507
Abstract: AMI AMERICAN encoder 74175 ST110 PCM encoder circuit ami
Text: MAMA. S3506I/S3507I/S3507AI Industrial Temperature a m e r ic a n m ic r o s y s t e m s in c . CMOS Single Chip pi-Law/A-Law Synchronous Combo Codecs With Filters Features • Encoder has Dual-Speed Auto-Zero Loop for Fast Acquisition on Power-up • Low Absolute Group Delay = 450/isec @ 1kHz
|
OCR Scan
|
PDF
|
S35061/S3507I/S3507Al
256kHz
64kHz
S3507
AMI AMERICAN
encoder 74175
ST110
PCM encoder circuit ami
|
wandel goltermann RFZ
Abstract: wandel goltermann sna wandel goltermann sna-2 RFZ-1 tektronix 1240 logic analyzer wandel goltermann RFZ 12 return loss bridge 16 x E1 G.703 7154-R
Text: XR-T5894 Four-Channel E1 Line Interface 3.3V or 5.0V November 1997-2 FEATURES • Compliant with ITU G.703 Pulse Mask Template for 2.048Mbps (E1) Rates • Four Independent CERT Transceivers • Supports Differential Transformer Coupled Receivers and Transmitters
|
OCR Scan
|
PDF
|
XR-T5894
048Mbps
XR-T5894
wandel goltermann RFZ
wandel goltermann sna
wandel goltermann sna-2
RFZ-1
tektronix 1240 logic analyzer
wandel goltermann RFZ 12
return loss bridge
16 x E1 G.703
7154-R
|
wandel goltermann RFZ
Abstract: RFZ-1
Text: XRT5894 Four-Channel E1 Line Interface 3.3V or 5.0V May 1998-2 FEATURES □ Compliant with ITU G.703 Pulse Mask Template for 2.048Mbps (E1) Rates □ Four Independent CEPT Transceivers □ Logical Inputs Accept either 3.3V or 5.0V Levels Ultra-Low Power Dissipation
|
OCR Scan
|
PDF
|
XRT5894
048Mbps
XRT5894
wandel goltermann RFZ
RFZ-1
|