Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    25TCK Search Results

    25TCK Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: 128M GDDR SDRAM K4D26323QG-GC 128Mbit GDDR SDRAM 1M x 32Bit x 4 Banks Graphic Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL 144-Ball FBGA Revision 1.2 March 2005 Samsung Electronics reserves the right to change products or specification without notice.


    Original     		PDF K4D26323QG-GC 128Mbit 32Bit 144-Ball K4D26323QG-GC22 -GC20 -GC22/25 55tCK 45tCK

    K4D26323QG-GC22

    Abstract: K4D26323QG-GC2A K4D26323QGGC2
    Text: 128M GDDR SDRAM K4D26323QG-GC 128Mbit GDDR SDRAM 1M x 32Bit x 4 Banks Graphic Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL 144-Ball FBGA Revision 1.0 June 2004 Samsung Electronics reserves the right to change products or specification without notice.


    Original     		PDF K4D26323QG-GC 128Mbit 32Bit 144-Ball -GC22/25 55tCK 45tCK -GC20 K4D26323QG-GC22 K4D26323QG-GC2A K4D26323QGGC2

    K4D26323QG-GC22

    Abstract: No abstract text available
    Text: 128M GDDR SDRAM K4D26323QG-GC 128Mbit GDDR SDRAM Revision 1.2 March 2005 INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE,


    Original     		PDF K4D26323QG-GC 128Mbit 144-Ball K4D26323QG-GC22

    Untitled

    Abstract: No abstract text available
    Text: 128M GDDR SDRAM K4D26323QG-GC 128Mbit GDDR SDRAM 1M x 32Bit x 4 Banks Graphic Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL 144-Ball FBGA Revision 1.1 November 2004 Samsung Electronics reserves the right to change products or specification without notice.


    Original     		PDF K4D26323QG-GC 128Mbit 32Bit 144-Ball -GC20 -GC22/25 55tCK 45tCK

    Untitled

    Abstract: No abstract text available
    Text: I =¥= = = = ’= Advance IBM0664404ET3A IBM0664804ET3A 64Mb Double Data Rate Synchronous DRAM Special Features • 125MHz max clock freq @ CAS Latency=2 • 133MHz max clock freq @ CAS Latency=2.5 • 143MHz max clock freq @ CAS Latency=3 • On-chip DLL to align output data with input clock


    OCR Scan     		PDF IBM0664404ET3A IBM0664804ET3A 125MHz 133MHz 143MHz

    Untitled

    Abstract: No abstract text available
    Text: Preliminary KM48H8030T / KM48H8031T KM416H4030T/KM416H4031T 64M DDR SDRAM 64Mb 4Mb x 16, 8Mb x 8 Double Data Rate Synchronous DRAM with Bi-directional Data Strobe • FEATURES • All inputs except data & DM are sampled at the • KM416H4031T, KM 48H8031T


    OCR Scan     		PDF KM48H8030T KM48H8031T KM416H4030T/KM416H4031T KM416H4031T, 48H8031T KM416H4030T, 48H8030T

    ADSP-2105

    Abstract: No abstract text available
    Text: ADSP-2105 March 1990 For current information contact Analog Devices at 617 461-3881 ADSP-2105 DSP Microcomputer FEATURES 100 ns Instruction Cycle with Sustained 10 MIPS Performance ADSP-2100 Family Extension; Code-Compatible ADSP-2101 Pin-Compatible IK Words of On-Chip Program Memory RAM


    OCR Scan     		PDF ADSP-2105 ADSP-2100 ADSP-2101 ADSP-2101. ADSP-2105. P-2105 ADSP-2105

    sem 2105 16 pin

    Abstract: No abstract text available
    Text: ADSP-2100 Family DSP Microcomputers ADSP-21XX ANALOG DEVICES SUMMARY 16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual Data Buses Independent Computation Units: ALU, Multiplier/


    OCR Scan     		PDF ADSP-2100 ADSP-21XX 16-Bit ADSP-2111 ADSP-2111) ADSP-2164BS-40 68-Lead 80-Lead sem 2105 16 pin

    Untitled

    Abstract: No abstract text available
    Text: • Q ö l b ö O Q O Q M D Ö Ö b bHfl ■ ANA A N A LO G D EV ICES □ A N AL OG D E V I C E S INC bSE D . DSP Microcomputer ADSP-2101 1.1 Scope. This specification covers the detail requirements for a monolithic CMOS 16-bit fixed-point DSP microcomputer.


    OCR Scan     		PDF ADSP-2101 16-bit ADSP-2101TG/883B-40 ADSP-2101TG/883B-50 G-68A ADI-M-1000: 68-Lead

    Untitled

    Abstract: No abstract text available
    Text: ADSP-2111 March 1990 For current information contact Analog Devices at 617 461-3881 FEATURES 77 ns Instruction Cycle with Sustained 13 MIPS Performance 100-Pin PGA and 100-Lead PQFP ANALOG DEVICES This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices


    OCR Scan     		PDF ADSP-2111 100-Pin 100-Lead

    Untitled

    Abstract: No abstract text available
    Text: DSP Microcomputer with Host Interface Port _ ADSP-211 ANALOG DEVICES □ 1.1 Scope. This specification covers the detail requirements for a monolithic CMOS 16-bit fixed-point DSP micro­ computer with a Host Interface Port HIP .


    OCR Scan     		PDF ADSP-211 16-bit ADSP-2111TG/883B-52 ADI-M-1000: G-100A 100-Lead ADSP-2111

    388F

    Abstract: No abstract text available
    Text: ADSP-2171 November 1993 For current information contact Analog Devices at 617 461-3881 ADSP-2171 DSP Microc FEATURES • 30 ns Instruction Cycle Time from 16.67 MHz Crystal <1 5.0 Volts • 33 MIPS Sustained Performance • ADSP-2100 Family Code & Function Compatible with


    OCR Scan     		PDF ADSP-2171 ADSP-2171 ADSP-2100 16-Bit P1852-4-11 388F

    ADSP21MSP59

    Abstract: No abstract text available
    Text: ANALOG DEVICES DSP Microcomputers ADSP-21msp58/59 FEATURES 38 ns Instruction Cycle Tim e 26 MIPS from 13.00 M Hz Crystal ADSP-2100 Family Code and Function Com patible w ith New Instruction Set Enhanced for Bit Manipulation Instructions, Multiplication Instructions, Biased


    OCR Scan     		PDF ADSP-2100 ADSP-21 msp59 16-Bit SP-21m sp58BST ADSP21MSP59

    1AD4

    Abstract: ADSP-2186M ADSP-2100 Family EZ-Tools data sheet lsd 3010 A0-A21 ADSP-2100 ADSP-2181 DL195
    Text: ANALOG DSP devices _ Microcomputer □ Preliminary Technical Data ADSP-2186M FEATURES Performance 13.3 ns Instruction Cycle T im e @ 2.5 Volts internal , 75 M IPS Sustained Perform ance Single-Cycle Instruction Execution Single-Cycle C ontext Switch


    OCR Scan     		PDF ADSP-2186M ADSP-2100 100-Lead ADSP-2186MKST-300x ST-100 1AD4 ADSP-2186M ADSP-2100 Family EZ-Tools data sheet lsd 3010 A0-A21 ADSP-2181 DL195

    Untitled

    Abstract: No abstract text available
    Text: JAN 1 7 1992 ► ANALOG D EVICES FEATURES Com plete DSP M icrocom puter 60 ns Instruction Cycle Tim e from 16.67 M H z Crystal ADSP-2100 Family Code & Function Com patible 2K Words of On-Chip Program M em ory RAM IK Word of On-Chip Data M em ory RAM Separate Program and Data Buses On-Chip


    OCR Scan     		PDF ADSP-2100 16-Bit 68-Pin 80-Lead

    Untitled

    Abstract: No abstract text available
    Text: ANALOG DEVICES □ DSP Microcomputer ADSP-2101 1.1 Scope. This specification covers the detail requirements for a monolithic CMOS 16-bit fixed-point DSP microcomputer. 1.2 Part Number. The complete part number per Table 1 of this specification is as follows:


    OCR Scan     		PDF ADSP-2101 16-bit ADSP-2101TG/883B-40 ADSP-2101TG/883B-50 ADI-M-1000: G-68A 68-Lead MIL-STD-883

    marking code BM 68A

    Abstract: SP2111/S7 II 1N
    Text: ASF-2100 Family DSP Microcomputers ANALOG DEVICES /SD5P-21xx FUNCTIONAL BLOCK DIAGRAM SUMMARY 16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual Data Buses Independent Computation Units: ALU, Multiplier/


    OCR Scan     		PDF 16-Bit ADSP-2111 marking code BM 68A SP2111/S7 II 1N

    Untitled

    Abstract: No abstract text available
    Text: ANALOG DEVICES Preliminary Technical Data DSP Microcomputer ADSP-2188M FEATURES Performance 12.5 ns Instruction Cycle Time @ 2.5 Volts internal , 75 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle


    OCR Scan     		PDF ADSP-2188M ADSP-2100 ADSP-2188M