Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    2048KB Search Results

    2048KB Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    32-PIN

    Abstract: DS1249W DS1249W-100 DS1249W-150
    Text: DS1249W 3.3V 2048kb Nonvolatile SRAM www.maxim-ic.com FEATURES § § § § § § § § PIN ASSIGNMENT 10 years minimum data retention in the absence of external power Data is automatically protected during power loss Unlimited write cycles Low-power CMOS operation


    Original
    PDF DS1249W 2048kb 100ns 32-pin DS1249W 150ns 32-PIN, DS1249W-100 DS1249W-150

    E99151

    Abstract: DS1249W DS1249W-100 DS1249W-100IND MDT32
    Text: 19-5633; Rev 11/10 DS1249W 3.3V 2048kb Nonvolatile SRAM www.maxim-ic.com FEATURES • •       PIN ASSIGNMENT 10 years minimum data retention in the absence of external power Data is automatically protected during power loss Unlimited write cycles


    Original
    PDF DS1249W 2048kb 100ns 32-pin MDT32 E99151 DS1249W DS1249W-100 DS1249W-100IND

    MH89793

    Abstract: MT8979 MT9079
    Text: MH89793 E1 Line Interface Unit LIU with Selectable Impedance Preliminary Information Features DS5419 ISSUE 2 June 1996 Ordering Information • • • • • • • • Complete primary rate 2048kbit/s E1 line driver and receiver with clock recovery Meets ETSI requirements [ETSI ETS 300 011,


    Original
    PDF MH89793 DS5419 2048kbit/s MT8979, MT9079 MH89793 MT8979

    32-PIN

    Abstract: DS1249W DS1249W-100 DS1249W-100IND DS1249W-150 DS9034PC DS9034PCI
    Text: DS1249W 3.3V 2048kb Nonvolatile SRAM www.maxim-ic.com FEATURES § § § § § § § § PIN ASSIGNMENT 10 years minimum data retention in the absence of external power Data is automatically protected during power loss Unlimited write cycles Low-power CMOS operation


    Original
    PDF DS1249W 2048kb 100ns 32-pin DS9034PC DS9034PCI DS1249W DS1249W-100 DS1249W-100IND DS1249W-150 DS9034PCI

    Untitled

    Abstract: No abstract text available
    Text: DS1249W 3.3V 2048kb Nonvolatile SRAM www.maxim-ic.com FEATURES § § § § § § § § PIN ASSIGNMENT 10 years minimum data retention in the absence of external power Data is automatically protected during power loss Unlimited write cycles Low-power CMOS operation


    Original
    PDF DS1249W 2048kb 100ns 32-pin DS1249W 150ns 32-PIN,

    MH89793

    Abstract: MT8979 MT9079
    Text: MH89793 E1 Line Interface Unit LIU with Selectable Impedance Preliminary Information Features DS5419 ISSUE 2 June 1996 Ordering Information • • • • • • • • Complete primary rate 2048kbit/s E1 line driver and receiver with clock recovery Meets ETSI requirements [ETSI ETS 300 011,


    Original
    PDF MH89793 DS5419 2048kbit/s MT8979, MT9079 MH89793 MT8979

    MH89793

    Abstract: MT8979 MT9079 zarlink PDIP
    Text: MH89793 E1 Line Interface Unit LIU with Selectable Impedance Preliminary Information Features DS5419 ISSUE 2 June 1996 Ordering Information • • • • • • • • Complete primary rate 2048kbit/s E1 line driver and receiver with clock recovery Meets ETSI requirements [ETSI ETS 300 011,


    Original
    PDF MH89793 DS5419 2048kbit/s MT8979, MT9079 MH89793 MT8979 zarlink PDIP

    Untitled

    Abstract: No abstract text available
    Text: MH89793 E1 Line Interface Unit LIU with Selectable Impedance Preliminary Information Features DS5419 ISSUE 2 June 1996 Ordering Information • • • • • • • • Complete primary rate 2048kbit/s E1 line driver and receiver with clock recovery Meets ETSI requirements [ETSI ETS 300 011,


    Original
    PDF MH89793 2048kbit/s MT8979, MT9079 DS5419 MH89793

    Untitled

    Abstract: No abstract text available
    Text: MH89792 E1 Line Interface Unit LIU Data Sheet Features DS5712 Issue 4 March 2002 Ordering Information • Complete primary rate 2048kbit/s E1line driver and receiver with clock recovery • Meets ETSI requirements (ETSI ETS 300 011, NET 5) Onboard pulse transformers for transmit and


    Original
    PDF MH89792 2048kbit/s MT8979, MT9079 490mm2 DS5712 MH89792-1 MH89792-2

    MH89792

    Abstract: MH89792-1 MH89792-2 MT8979 MT9041 MT9079 PCM30 RJ48C
    Text: MH89792 E1 Line Interface Unit LIU Data Sheet Features DS5712 Issue 4 March 2002 Ordering Information • Complete primary rate 2048kbit/s E1line driver and receiver with clock recovery • Meets ETSI requirements (ETSI ETS 300 011, NET 5) Onboard pulse transformers for transmit and


    Original
    PDF MH89792 DS5712 2048kbit/s MT8979, MT9079 490mm2 MH89792-1 MH89792-2 MH89792 MH89792-1 MT8979 MT9041 PCM30 RJ48C

    MH89793

    Abstract: MT8979 MT9079 EW 90
    Text: MH89793 E1 Line Interface Unit LIU with Selectable Impedance Preliminary Information Features DS5419 ISSUE 2 June 1996 Ordering Information • • • • • • • • Complete primary rate 2048kbit/s E1 line driver and receiver with clock recovery Meets ETSI requirements [ETSI ETS 300 011,


    Original
    PDF MH89793 DS5419 2048kbit/s MT8979, MT9079 MH89793 MT8979 EW 90

    MH89792

    Abstract: MT9079 PCM30 RJ48C MH89792-1 MH89792-2 MT8979 MT9041 TPEC
    Text: MH89792  E1 Line Interface Unit LIU Preliminary Information ISSUE 4 Features • • • • • • • • • Complete primary rate 2048kbit/s E1line driver and receiver with clock recovery Meets ETSI requirements (ETSI ETS 300 011, NET 5) Onboard pulse transformers for transmit and


    Original
    PDF MH89792 2048kbit/s MT8979, MT9079 490mm MH89792 PCM30 RJ48C MH89792-1 MH89792-2 MT8979 MT9041 TPEC

    MH89793

    Abstract: MT8979 MT9041 MT9079 PCM30 RJ48C RZA 18 RJ48
    Text: MH89793 E1 Line Interface Unit LIU with Selectable Impedance Preliminary Information  Features ISSUE 2 June 1996 Ordering Information • • • • • • • • Complete primary rate 2048kbit/s E1 line driver and receiver with clock recovery Meets ETSI requirements [ETSI ETS 300 011,


    Original
    PDF MH89793 2048kbit/s MT8979, MT9079 MH89793 MT8979 MT9041 PCM30 RJ48C RZA 18 RJ48

    square root extractor

    Abstract: RXB 24 MH89792 MH89792-1 MH89792-2 MH89792-3 MT8941 MT8979 MT9042 MT9079
    Text: MH89792  E1 Transceiver Preliminary Information Features ISSUE 3 April 1995 Ordering Information • Complete primary rate 2048kb/s CEPT line driver and receiver MH89792-1 MH89792-2 MH89792-3 • Onboard pulse transformers for transmit and receive • Meets latest ETSI requirements ETSI ETS 300


    Original
    PDF MH89792 2048kb/s MH89792-1 MH89792-2 MH89792-3 330mm MH89792 square root extractor RXB 24 MH89792-1 MH89792-2 MH89792-3 MT8941 MT8979 MT9042 MT9079

    square root extractor

    Abstract: 6 pin pulse transformer MH89793 120R MT9042 MT9079 PCM30 E1 frame square root extractor application
    Text: MH89793  E1 Transceiver with Selectable Impedance Preliminary Information Features ISSUE 1 April 1995 Ordering Information • Complete primary rate 2048kb/s CEPT line driver and receiver MH89793 28 Pin DIL Package Surface Mount Option is available by adding


    Original
    PDF MH89793 2048kb/s MH89793 MT9079 square root extractor 6 pin pulse transformer 120R MT9042 PCM30 E1 frame square root extractor application

    Untitled

    Abstract: No abstract text available
    Text: DS1249W 3.3V 2048kb Nonvolatile SRAM www.maxim-ic.com FEATURES § § § § § § § § PIN ASSIGNMENT 10 years minimum data retention in the absence of external power Data is automatically protected during power loss Unlimited write cycles Low-power CMOS operation


    Original
    PDF DS1249W 2048kb 100ns 32-pin 100pF 150ns DS1249W

    Untitled

    Abstract: No abstract text available
    Text: IßTEXAR X R -T 6 166 Codirectional Digital Data Processor FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION The XR-T6166 is a digital CM O S circuit which performs the interface function betweeh a 64kbit/s data stream and a 2048kbit/s PCM timeslot data channel. When


    OCR Scan
    PDF XR-T6166 64kbit/s 2048kbit/s XR-T6164, XR-T6166

    Untitled

    Abstract: No abstract text available
    Text: MH89792 MITEL E1 Line Interface Unit LIU Preliminary Information Features • ISSUE 4 Complete prim ary rate 2048kbit/s E1 line driver and receiver with clock recovery MH89792-1 MH89792-2 Meets ETSI requirements (ETSI ETS 300 011, NET 5) Onboard pulse transformers for transm it and


    OCR Scan
    PDF MH89792 2048kbit/s MH89792-1 MH89792-2 MT8979, MT9079 490mm2 MH89792

    Untitled

    Abstract: No abstract text available
    Text: J T E X A R XR-T6165 Codirectional Digital Data Processor PIN ASSIGNMENT GENERAL DESCRIPTION The XR-T6165 is a digital CMOS circuit which performs the interface function between a 64Kbit/s data stream and a 2048Kbit/s PCM timeslot data channel. When used in


    OCR Scan
    PDF XR-T6165 XR-T6165 64Kbit/s 2048Kbit/s XR-T6164, 64Kbit/s

    clock alarm circuit diagram

    Abstract: No abstract text available
    Text: 22* E X 4 R XR-T6166 Codirectional Digital Data Processor FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION The XR-T6166 is a digital CMOS circuit which performs the interface function between a 64Kbit/s data stream and a 2048Kbit/s PCM timeslot data channel. When used in


    OCR Scan
    PDF XR-T6166 64Kbit/s 2048Kbit/s XR-T6164, clock alarm circuit diagram

    Untitled

    Abstract: No abstract text available
    Text: EX4R XR-T6165 Codirectional Digital Data Processor PIN ASSIGNMENT GENERAL DESCRIPTION The XR-T6165 is a digital CMOS circuit which performs the interface function between a 64Kbit/s data stream and a 2048Kbit/s PCM timeslot data channel. When used in conjunction with the XR-T6164, the XR-T6165 conforms


    OCR Scan
    PDF XR-T6165 64Kbit/s 2048Kbit/s XR-T6164, XR-T6165

    Untitled

    Abstract: No abstract text available
    Text: E1 Line Interface Unit LIU with Selectable Impedance Preliminary Information Features ISSUE 2 • Complete primary rate 2048kbit/s E1 line driver and receiver with clock recovery • Meets ETSI requirements [ETSI ETS 300 011, NET 5] • Built-in selectable term ination impedance


    OCR Scan
    PDF 2/75a) MT8979, MT9079 MH89793 2048kbit/s b24T370 MH89793 bS4T37Q 0012QÃ

    Untitled

    Abstract: No abstract text available
    Text: XR-T6166 Codirectional Digital Data Processor FUNCTIONAL BLOCK DIAGRAM G EN ERA L DESCRIPTION The XR-T6166 is a digital CM OS circuit which performs the interface function between a 64Kbit/s data stream and a 2048Kbit/s PCM tim eslot data channel. When used in


    OCR Scan
    PDF XR-T6166 XR-T6166 64Kbit/s 2048Kbit/s XR-T6164, 64Kbit/s

    square root extractor

    Abstract: No abstract text available
    Text: @M|TEL MH89792 E1 Transceiver Preliminary Information O rdering Inform ation • Com plete prim ary rate 2048kb/s CEPT line driver and receiver • O nboard pulse transform ers fo r transm it and receive • Meets latest ETSI requirem ents ETSI ETS 300 011 (NET 5


    OCR Scan
    PDF 2048kb/s MH89792-1 MH89792-2 MH89792-3 MH89792 MH89792 MT9042 0G115SÔ MHB9792 square root extractor