202MHZ Search Results

202MHZ Price and Stock

Filter by Manufacturer


Laird Performance Material TYS252010LR47N-10 Power Inductors - SMD 0.47uH 30% -40C +125C
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
TTI	TYS252010LR47N-10	Reel			20,000	1 - 10 - 100 - 1000 - 10000 -	Buy Now

202MHZ Datasheets Context Search

Catalog Datasheet	MFG & Type	PDF	Document Tags
200849 Abstract: No abstract text available Text: 19-2097; Rev 0; 7/01 Dual 10-Bit, 105Msps, +3.3V, Low-Power ADC with Internal Reference and Parallel Outputs Features ♦ Single +3.3V Operation ♦ Excellent Dynamic Performance: 58.5dB SNR at fIN = 20MHz 72dB SFDR at fIN = 20MHz ♦ SNR Flat within 1dB for fIN = 202MHz to 100MHz	Original	PDF	10-Bit, 105Msps, MAX1180 413mW, 20MHz 105Msps. 400MHz 200849
Untitled Abstract: No abstract text available Text: JXWBGL-T-198-202-15-10 198-202MHz Coaxial Isolator Test report is for reference only. TEST REPORT For JXWBGL-T-198-202-15-10 American Accurate Components, Inc. 1 188 Technology Drive, Unit H, Irvine, CA 92618 Tel: 949-453-9888 Fax: 949-453-8889 Email: [email protected]	Original	PDF	JXWBGL-T-198-202-15-10 198-202MHz 40x40x27
GSM 900 modulation matlab Abstract: 6b32 block diagram of energy saving system using Infrared VECTRON 2501 vectron frequency inverter CLC5526 CLC5902 CLC5957 HP8644B cic filter matlab design Text: CLC-DRCS7-PCASM DRCS7 Evaluation Board User’s Guide Overview The Diversity Receiver Chipset DRCS is an IF sampling receiver optimized for GSM/EDGE systems. It provides the extreme dynamic range required for EDGE through a novel AGC-based architecture. The chipset consists of two CLC5526 Digital Variable	Original	PDF	CLC5526 CLC5957 CLC5902 GSM 900 modulation matlab 6b32 block diagram of energy saving system using Infrared VECTRON 2501 vectron frequency inverter HP8644B cic filter matlab design
BFY90 Abstract: 50w transistor 205MHz transistor 127 Text: BFY90 MECHANICAL DATA Dimensions in mm inches 4.95 (0.195) 4.52 (0.178) SILICON PLANAR EPITAXIAL NPN TRANSISTOR 12.7 (0.500) min. 5.33 (0.210) 4.32 (0.170) 4.95 (0.195) 4.52 (0.178) 0.48 (0.019) 0.41 (0.016) dia. DESCRIPTION The BFY90 is a low noise transistor intended for	Original	PDF	BFY90 BFY90 200MHz 202MHz 205MHz 208MHz 300ms 50w transistor 205MHz transistor 127
BFY90 Abstract: transistor Bipolar BFY90 0025a 1ghz npn power BFY90 Data Text: BFY90 MECHANICAL DATA Dimensions in mm inches 4.95 (0.195) 4.52 (0.178) SILICON PLANAR EPITAXIAL NPN TRANSISTOR 12.7 (0.500) min. 5.33 (0.210) 4.32 (0.170) 4.95 (0.195) 4.52 (0.178) 0.48 (0.019) 0.41 (0.016) dia. DESCRIPTION The BFY90 is a low noise transistor intended for	Original	PDF	BFY90 BFY90 200mW BFY90CSM BFY90DCSM BFY90QF transistor Bipolar BFY90 0025a 1ghz npn power BFY90 Data
GSM 900 modulation matlab Abstract: vectron frequency inverter gsm900 matlab DO 3287B CLC5903 SME03 cic filter matlab design Crystal Oscillator VCXO 21.4MHz CONNECTOR 5 PIN Round PLOT CLC5957 Text: CLC-EDRCS-PCASM EDRCS Evaluation Board User’s Guide Overview Required Evaluation Items n EDRCS Board The Enhanced Diversity Receiver Chipset EDRCS is an IF sampling receiver optimized for GSM/EDGE systems. It provides the extreme dynamic range required for EDGE through a novel	Original	PDF	CLC5526 CLC5957 CLC5903 95/98/NT/ Chipset-272-9959 GSM 900 modulation matlab vectron frequency inverter gsm900 matlab DO 3287B SME03 cic filter matlab design Crystal Oscillator VCXO 21.4MHz CONNECTOR 5 PIN Round PLOT CLC5957
BFY90 Abstract: BFX89 case BFX89 BFY-90 BFY90 Data bfx89-bfy90 BFR99A 798m BFR99 208MHZ Text: BFX89 BFY90 WIDE BAND VHF/UHF AMPLIFIER • • • SILICON PLANAR EPITAXIAL TRANSISTORS TO-72 METAL CASE VERY LOW NOISE APPLICATIONS : • TELECOMMUNICATIONS • WIDE BAND UHF AMPLIFIER • RADIO COMMUNICATIONS The BFX89 and BFY90 are silicon planar epitaxial NPN transistors produced using	Original	PDF	BFX89 BFY90 BFX89 BFY90 BFR99A. 100KHz 202MHZ, case BFX89 BFY-90 BFY90 Data bfx89-bfy90 BFR99A 798m BFR99 208MHZ
16 bit multiplier VERILOG Abstract: multiplier accumulator MAC code VHDL multiplier accumulator MAC code verilog vhdl code for accumulator addition accumulator MAC code verilog 16 bit multiplier VERILOG circuit multiplier accumulator unit with VHDL verilog code for 16 bit multiplier MULT18X18S XAPP636 Text: Application Note: Virtex-II Family R XAPP636 v1.4 June 24, 2004 Summary Optimal Pipelining of I/O Ports of the Virtex-II Multiplier Author: Markus Adhiwiyogo This application note and reference design describes a high-speed, optimized implementation of a Virtex -II pipelined multiplier primitive (MULT18X18 and MULT18X18S) implemented in	Original	PDF	XAPP636 MULT18X18 MULT18X18S) xapp636 16 bit multiplier VERILOG multiplier accumulator MAC code VHDL multiplier accumulator MAC code verilog vhdl code for accumulator addition accumulator MAC code verilog 16 bit multiplier VERILOG circuit multiplier accumulator unit with VHDL verilog code for 16 bit multiplier MULT18X18S
vectron frequency inverter Abstract: CLC5903 cic filter matlab design GSM 900 modulation matlab envelope detector CLC-CAPT-PCASM convert integer to float in AGC using Matlab 32x8 EPROM CLC5526 HP8644B Text: N CLC-LDRCS-PCASM LDRCS Evaluation Board User’s Guide Overview Required Evaluation Items LDRCS Board CLC-LDRCS-PCASM +5V/1A power supply Signal generator DRCS Control Panel software The Low Power Diversity Receiver Chipset (LDRCS) is an IF sampling receiver optimized for GSM/EDGE systems. It provides	Original	PDF	CLC5526 ADC12L066 CLC5903 Tuner/272-9959 vectron frequency inverter cic filter matlab design GSM 900 modulation matlab envelope detector CLC-CAPT-PCASM convert integer to float in AGC using Matlab 32x8 EPROM CLC5526 HP8644B
MAX1180 Abstract: MAX1180ECM MAX1181 MAX1182 MAX1183 MAX1184 MAX1185 MAX2451 MAX4108 Text: 19-2097; Rev 0; 7/01 Dual 10-Bit, 105Msps, +3.3V, Low-Power ADC with Internal Reference and Parallel Outputs Applications High Resolution Imaging I/Q Channel Digitization Multichannel IF Undersampling Instrumentation Features ♦ Single +3.3V Operation ♦ Excellent Dynamic Performance:	Original	PDF	10-Bit, 105Msps, 20MHz 202MHz 100MHz 125mA 400MHz, 48-Pin MAX1180 MAX1180ECM MAX1181 MAX1182 MAX1183 MAX1184 MAX1185 MAX2451 MAX4108
electronics sleep inducer circuit diagram Abstract: schematic diagram cga to vga lcd power board schematic APS 254 LVB V 2.22 power line carrier communication sleep inducer sm731 SCR1F LYNX3DM ZTE MF 180 circuit Text: Silicon Motion, Inc. Mobile Computer Display Controller Preliminary Version 1.5 Last Updated 2/6/03 SM731 Databook Silicon Motion , Inc. SM731 DataBook Silicon Motion , Inc. ® SM731 DataBook Notice Silicon Motion®, Inc. has made best efforts to ensure that the information contained in this document is accurate and	Original	PDF	SM731 SM731 SM821 electronics sleep inducer circuit diagram schematic diagram cga to vga lcd power board schematic APS 254 LVB V 2.22 power line carrier communication sleep inducer SCR1F LYNX3DM ZTE MF 180 circuit
TC matlab windows 95 Abstract: No abstract text available Text: CLC-DRCS7-PCASM CLC-DRCS7-PCASM DRCS7 Evaluation Board User's Guide Literature Number: SNOS945E CLC-DRCS7-PCASM DRCS7 Evaluation Board User’s Guide Overview n n n n n CLC-DRCS7-PCASM +5V/1A power supply Signal generator DRCS Control Panel software PC running Windows 95/98/NT	Original	PDF	SNOS945E CLC5526 CLC5957 CLC5902 TC matlab windows 95
BFW16A Abstract: 16ab BFW17A Text: SGS-THOMSON R!tlD EæilLI(g'iri iD(SS BFW16A BFW17A CATV-MATV AMPLIFIERS D E S C R IP T IO N The BFW 16Aand BFW 17Aare multi-emitter silicon planar epitaxial NPN transistors in Jedec TO-39 metal case, with extremely good intermodulation properties and high power gain. They are primarily	OCR Scan	PDF	BFW16A BFW17A 16Aand 17Aare 16ab BFW17A