MT9076
Abstract: 7ga6
Text: MT9076 T1/E1/J1 3.3V Single Chip Transceiver Preliminary Information Features • The MT9076 is a highly featured single chip solution for terminating T1/E1/J1 trunks. It contains a longhaul LIU, an advanced framer, a high performance PLL, and 3 HDLCs. In T1 mode, the MT9076 supports D4, ESF and
|
Original
|
PDF
|
MT9076
MT9076
SLC-96
PUB43801,
TR-62411;
GR-303-CORE.
7ga6
|
2SA1015
Abstract: samsung rfs KM29N1600T KM29N040T MA11 TP3054 W55412A W62410
Text: Preliminary W62410 DSP CONTROLLER FOR TAD GENERAL DESCRIPTION The W62410 chip is a digital speech signal processor. The W62410 implements the STREAMTALK speech compression, voice prompt processing, telephone line signal processing, AFlash and DRAM memory management and 16 I/O lines all in one chip for a fully digital answering machine. The
|
Original
|
PDF
|
W62410
W62410
2SA1015
samsung rfs
KM29N1600T
KM29N040T
MA11
TP3054
W55412A
|
Digital Alarm Clock by ttl
Abstract: Digital Alarm Clock on ttl G-737 M7418
Text: SA2030 sames SA2030 PCM FRAME ALIGNER FEATURES n Frame Alignment Recovery and loss in accordance with CCITT recommendations G.732 and G.737 n Indication of Slip, loss of frame synchronisation, and loss of route clock conditions. n Jitter and phase-wander immunity
|
Original
|
PDF
|
SA2030
048MHz
50ppm.
Digital Alarm Clock by ttl
Digital Alarm Clock on ttl
G-737
M7418
|
Untitled
Abstract: No abstract text available
Text: Intel IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Developer’s Manual June 2004 Document Number: 252480-004 Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Contents INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS
|
Original
|
PDF
|
IXP42X
IXC1100
IXC1100
|
Untitled
Abstract: No abstract text available
Text: BACK SA2030 sames SA2030 PCM FRAME ALIGNER FEATURES n Frame Alignment Recovery and loss in accordance with CCITT recommendations G.732 and G.737 n Indication of Slip, loss of frame synchronisation, and loss of route clock conditions. n Jitter and phase-wander immunity
|
Original
|
PDF
|
SA2030
SA2030
048MHz
PCM30
048MHz
50ppm.
|
South African Micro Electronic Systems
Abstract: tsx micro SA8702
Text: SA8702 sames SA8702 BLOCK MODE TIME SLOT ALLOCATION CIRCUIT DESCRIPTION The SA8702 BMTSAC is a Block Mode Time Slot Allocation Circuit. The device is used to generate 8 consecutive timeslots in one of 4 blocks in a 32 time-slot PCM system. Each timeslot pulse is 8 BLCK
|
Original
|
PDF
|
SA8702
South African Micro Electronic Systems
tsx micro
SA8702
|
2SA1015
Abstract: samsung rfs KM29N040T MA11 TP3054 W55412A W62410
Text: Preliminary W62410 DSP CONTROLLER FOR TAD GENERAL DESCRIPTION The W62410 chip is a digital speech signal processor. The W62410 implements the STREAMTALK speech compression, voice prompt processing, telephone line signal processing, AFlash and DRAM memory management and 16 I/O lines all in one chip for a fully digital answering machine. The
|
Original
|
PDF
|
W62410
W62410
2SA1015
samsung rfs
KM29N040T
MA11
TP3054
W55412A
|
MT9076
Abstract: MT9076A PUB43801 SLC96 TR-62411 CC150
Text: MT9076A T1/E1/J1 3.3V Single Chip Transceiver Preliminary Information Features • The MT9076 is a highly featured single chip solution for terminating T1/E1/J1 trunks. It contains a longhaul LIU, an advanced framer, a high performance PLL, and 3 HDLCs. In T1 mode, the MT9076 supports D4, ESF and SLC96 formats meeting the latest recommendations
|
Original
|
PDF
|
MT9076A
MT9076
SLC96
PUB43801,
TR-62411;
GR-303-CORE.
MT9076A
PUB43801
TR-62411
CC150
|
pcm robbed bit slots symbols
Abstract: MT9076B MT9076 PUB43801 SLC96 TR-62411 G964
Text: MT9076B T1/E1/J1 3.3V Single Chip Transceiver Preliminary Information Features • Description The MT9076 is a highly featured single chip solution for terminating T1/E1/J1 trunks. It contains a longhaul LIU, an advanced framer, a high performance PLL, and 3 HDLCs.
|
Original
|
PDF
|
MT9076B
MT9076
SLC96
PUB43801,
TR-62411;
GR-303-CORE.
pcm robbed bit slots symbols
MT9076B
PUB43801
TR-62411
G964
|
ITU-T G964
Abstract: MT9076 MT9076B MT9076BB MT9076BP PUB43801 TR-62411 G964 SF 128 D EQUIVALENT cd 1031 cs
Text: MT9076B T1/E1/J1 3.3V Single Chip Transceiver Data sheet Features • Description The MT9076 is a highly featured single chip solution for terminating T1/E1/J1 trunks. It contains a long-haul LIU, an advanced framer, a high performance PLL, and 3 HDLCs. In T1 mode, the MT9076 supports D4, ESF and
|
Original
|
PDF
|
MT9076B
MT9076
SLC-96
PUB43801,
TR-62411;
GR-303-CORE.
ITU-T G964
MT9076B
MT9076BB
MT9076BP
PUB43801
TR-62411
G964
SF 128 D
EQUIVALENT cd 1031 cs
|
M6219
Abstract: TSX 7
Text: BACK SA8702 sames PRELIMINARY SA8702 BLOCK MODE TIME SLOT ALLOCATION CIRCUIT DESCRIPTION The SA8702 BMTSAC is a Block Mode Time Slot Allocation Circuit. The device is used to generate 8 consecutive timeslots in one of 4 blocks in a 32 time-slot PCM system. Each timeslot pulse is 8 BLCK
|
Original
|
PDF
|
SA8702
048MHz
SA8702
M6219
TSX 7
|
9013H
Abstract: No abstract text available
Text: MT9076 T1/E1/J1 3.3V Single Chip Transceiver Preliminary Information Features • The MT9076 is a highly featured single chip solution for terminating T1/E1/J1 trunks. It contains a longhaul LIU, an advanced framer, a high performance PLL, and 3 HDLCs. In T1 mode, the MT9076 supports D4, ESF and
|
Original
|
PDF
|
MT9076
7000ft
2200m
048Mbit/s
192Mbit/s
DS5289
9013H
|
psm7
Abstract: No abstract text available
Text: MT9076B T1/E1/J1 3.3V Single Chip Transceiver Data sheet Features • The MT9076 is a highly featured single chip solution for terminating T1/E1/J1 trunks. It contains a long-haul LIU, an advanced framer, a high performance PLL, and 3 HDLCs. In T1 mode, the MT9076 supports D4, ESF and
|
Original
|
PDF
|
MT9076B
772kHz)
024MHz)
048Mbit/s
192Mbit/s
DS5501
psm7
|
Untitled
Abstract: No abstract text available
Text: MT9076B T1/E1/J1 3.3V Single Chip Transceiver Preliminary Information Features • The MT9076 is a highly featured single chip solution for terminating T1/E1/J1 trunks. It contains a longhaul LIU, an advanced framer, a high performance PLL, and 3 HDLCs. In T1 mode, the MT9076 supports D4, ESF and SLC96 formats meeting the latest recommendations
|
Original
|
PDF
|
MT9076B
772kHz)
024MHz)
048Mbit/s
192Mbit/s
DS5501
|
|
|
fuses
Abstract: RXA10 MT9076 MT9076AB MT9076AP PCM30 PUB43801 TR-62411 ec158 AC064
Text: MT9076 T1/E1/J1 3.3V Single Chip Transceiver Preliminary Information Features • The MT9076 is a highly featured single chip solution for terminating T1/E1/J1 trunks. It contains a longhaul LIU, an advanced framer, a high performance PLL, and 3 HDLCs. In T1 mode, the MT9076 supports D4, ESF and
|
Original
|
PDF
|
MT9076
MT9076
SLC-96
PUB43801,
TR-62411;
GR-303-CORE.
fuses
RXA10
MT9076AB
MT9076AP
PCM30
PUB43801
TR-62411
ec158
AC064
|
Untitled
Abstract: No abstract text available
Text: T O S H IB A TMPZ84C711A ISDN BASIC RATE INTERFACE CONTROLLER OVERVIEW The LSI chip set for the ISDN basic rate interface supplies the layer 3 protocol control , layer 2 and layer 1 control functions which are part of the basic rate interface (2B + D) call control functions for ISDN terminals.
|
OCR Scan
|
PDF
|
TMPZ84C711A
TA32032F)
TMPZ84C710AG-6/711AF-6)
SW80901-R0J)
BMZ84C710AG0ming
100pF
MPUZ80ASSP-808
MPUZ80ASSP-809
|
zilog 3943
Abstract: TA32032F decade counter timimg diagram 5430 TI 05H zilog 3818 TMPZ84C710 EOW channel LSE B3 transformer LSE B4 transformer toshiba line output transformers
Text: TMPZ84C711A T O SH IB A ISDN BASIC RATE INTERFACE CONTROLLER OVERVIEW The LSI chip set for the ISD N basic rate interface supplies the layer 3 protocol control , layer 2 and layer 1 control functions w hich are part of the basic rate interface (2B + D) call control functions for ISD N term inals.
|
OCR Scan
|
PDF
|
TMPZ84C711A
TA32032F)
TMPZ84C710AG-6/711AF-6)
SW80901-R0J)
BMZ84C710AG0A)
100pF
MPUZ80ASSP-808
MPUZ80ASSP-809
zilog 3943
TA32032F
decade counter timimg diagram
5430 TI 05H
zilog 3818
TMPZ84C710
EOW channel
LSE B3 transformer
LSE B4 transformer
toshiba line output transformers
|
dbr diode
Abstract: A2F8
Text: April 1997 ERICSSON ^ PBA 3369/1 Dual Channel Complete Line Interface Circuit, DCLIC Key Features Description The PBA 3369/1 is a Dual Channel Complete Line Interlace Circuit DCLIC manufactured in thick-film technology. The PBA 3369/1 Dual CLIC consists of two Ericsson SLIC's, two Combo 2 Codecs
|
OCR Scan
|
PDF
|
1522-PBA
S-164
dbr diode
A2F8
|
18dBmin
Abstract: No abstract text available
Text: TDP VIEW 1 • 1,41 P8 TTIP TRING 1 I 1.41 RTIP P2 RRING ELECTRICAL SPECIFICATIONS! NDTES 1.0 TURNS RATIO P3-P1) ■ (J 2 -J 1 ) (P 7 -P 5 ) i ( J 5 -J 4 ) I 1 I 1,41 ± 3 / 2.0 INDUCTANCE (P3-P1) j (P 7 -P 5 ) ■ 1.2mH MIN, g 0,1V, lOOKHz 3.0 LEAKAGE INDUCTANCE P3-P1 (WITH J2 AND J1 SHDRT)
|
OCR Scan
|
PDF
|
-20dB
100MHz
1500VAC
1500VAC
CT720034X1/24-001302
SI-10195
18dBmin
|
T5620
Abstract: XR-T5600 XR-T5620
Text: ZTEXAR XR-T5600/T5620 Triple ALBO PCM Repeater GENERAL DESCRIPTION PIN ASSIGNMENT The XR-T5600/T5620 is a bipolar monolithic repeater 1C designed for PCM carrier systems operating at 1.544 MBPS T1 , 2 MBPS, or 2.37 MBPS (T148C). it provides all of the active circuits required for one side of a PCM
|
OCR Scan
|
PDF
|
XR-T5600
XR-T5620
T148C)
XR-T5600/T5620
T148C
10Oppm
T5600/T5620
T5620
|
Untitled
Abstract: No abstract text available
Text: 1 P7> © © © © © 1 ! 2,42 © ELECT R ICAL SPECIFICATIONS: 1.0 TURNS RATID (P 3 -P 1 ; ( J 2 -J 1 ) (P 7 -P 5 ) i ( J 5 - J 4 ) 2.0 INDUCTANCE (P 3 -P 1 ) j (P 7 -P 5 ) 3.0 LEAKAGE INDUCTANCE P 3 -P 1 (WITH J 2 AND J1 SHDRT) P 7 -P 5 (WITH J 5 AND J 4 SHDRT)
|
OCR Scan
|
PDF
|
51KHz
102KHz
048MHz
072MHz
CT720034X1
SI-10075
|
Untitled
Abstract: No abstract text available
Text: XR-T5720 PCM Line Repeater PIN ASSIG NM ENT G EN E R A L DESCRIPTION The XR-T5720 is a bipolar monolithic repeater 1Cthat pro vides all the active circuits required for one side of a PCM repeater. The 1Cis designed for dock extraction by using a crystal filter.
|
OCR Scan
|
PDF
|
XR-T5720
XR-T5720
T148C
37MBPS)
XR-T5600/T5620.
048MHz
10Oppm
|
M3MA
Abstract: No abstract text available
Text: KT85S5 TIME SLOT ASSIGNMENT CIRCUIT INTRODUCTION 20-CERDiP The KT6555 is a per channel Time Slot Assignment Circuit TSAC that produces 8-bit receive and transmit time slots for four 1 CHIP CODEC. Each frame synchronization pulse may be independently assigned to a time slot in a frame of up to 84 time slots.
|
OCR Scan
|
PDF
|
KT85S5
20-CERDiP
KT6555
KT8564/7
KT8555J
125tI
-000OO00
XD000000(
M3MA
|
T5720
Abstract: No abstract text available
Text: Z*EXAR XR-T5720 PCM Line Repeater PIN ASSIGNMENT GENERAL DESCRIPTION The XR-T5720 is a bipolar monolithic repeater 1C that pro vides all the active circuits required for one side of a PCM repeater. The 1Cis designed for clock extraction by using a crystal filter.
|
OCR Scan
|
PDF
|
XR-T5720
T148C
37MBPS)
XR-T5600/T5620.
T148C
048MHz
10Oppm
XR-T5720
T5720
|
